Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2000-05-31
2003-04-15
Le, Don (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S027000
Reexamination Certificate
active
06549036
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to an output buffer driver calibration circuit and calibration method for reducing timing uncertainty in high speed signaling systems.
BACKGROUND OF THE INVENTION
High-speed signaling systems use an output buffer driver calibration scheme to reduce timing uncertainty. The need for a calibration scheme is particularly important in bussed systems, where there are several different output buffer drivers that may drive the bus, or where there are several different output buffer drivers that drive a portion of a wide bus. Calibrated output buffer drivers reduce the timing uncertainty by matching the driver output from one output buffer driver to another, by matching the characteristics of a pull-up transistor (e.g., a transistor that drives a high voltage) to the characteristics of a pull-down transistor (e.g., a transistor that drives a low voltage), by setting an effective output impedance that helps to back-terminate transmission line reflections in the bus system, and by limiting the output voltage slew rates to improve transmittal signal integrity. Some of the benefits obtained by calibrated output buffer drivers can be achieved by closing specifying the driver characteristics for all transistors in an output buffer driver and all output buffer drivers in a system. Techniques such as specifying minimum and maximum output currents, specifying the current versus voltage curves with minimum and maximum limits, and by providing limits on the minimum and maximum slew rates have been used. However, an active calibration scheme can reduce the timing uncertainty further by adjusting out the effects of process variance, voltage variation or temperature variation on output buffer drivers.
In high-speed systems that use parallel bus termination, such as Rambus or SLDRAM, output buffer driver calibration has been implemented by comparing the voltage at the buffer driver output while it is driving high or low, and while the bus is connected through a parallel resistor, to another voltage. The other voltage is often termed VTT, and the VTT voltage level is set by system considerations. The resistor connection to VTT establishes the load current for normal operation, and for the calibration circuit.
In high-speed systems which do not use any form of parallel termination, the proper output buffer driving characteristics are even more critical for reducing timing uncertainty. In these systems, there is no parallel resistor on the bus to terminate the reflections, so the signal integrity relies on the output buffer driver ON impedance to back terminate any reflections in the system. Also, the output buffer driver slew rate can be quite sensitive to the driver characteristics, when there is no DC load provided by a termination resistor.
A calibration scheme has been proposed for non-terminated systems that uses a pull-up transistor in an ON state of one output buffer driver as the load to the pull-down transistor of a different output buffer driver, and vice versa. However, this will not guarantee that the VOH (logic output high voltage) will be symmetric about a mid-voltage (often called VREF) to VOL (logic output low voltage). Rather, this scheme will match the ON resistance of output buffer driver A pull-down transistor to the ON resistance of output buffer driver B pull-up transistor. Likewise the ON resistance of output buffer driver A's pull-up transistor will be calibrated to the ON resistance of output buffer driver B's pull-down transistor. If the drive strength of driver B pull-up transistor is mismatched to its pull-down transistor, then this relationship will be replicated in driver A after calibration. A mismatch of the pull-up transistor characteristic with the pull-down transistor characteristic will create a different timing relationship with signals transitioning to a logic one state versus signals transitioning to a logic zero state. This results in a timing uncertainty in the system, which will limit the maximum system operational data rate.
A further limitation of the above approach, is that there are often situations where it is desirable for an output buffer driver at one end of the bus to have a different drive strength than an output buffer driver at the other end of the bus, due to differences in the bus topology that each driver drives. An example of this situation is with a memory controller that drives multiple DRAMs from one end of the bus, and the DRAM which may actually be at an intermediate portion of the bus, as opposed to one end of the bus. With the above calibration scheme, it would not be possible to retain different drive strengths for different output buffer drivers. A final disadvantage of this approach is that there can be risk of device latch-up when two separate drivers drive a bus simultaneously. A driver that has SCR latch up will not allow calibration to occur, and it is usually necessary to remove and re-apply the power supply voltage to exit the latch up condition.
SUMMARY OF THE INVENTION
The present invention provides a simple output driver calibration circuit and calibration method which reduces timing uncertainty in high speed signaling systems. The invention may be applied to both terminated and non-terminated bus systems. The calibration circuit and associated calibration method simultaneously turns on the pull-up and pull-down transistor in an output buffer driver under calibration. The resulting output voltage is compared to a reference voltage that is set for the appropriate ratio of pull-up to pull-down drive strength. If the output voltage is above or below the reference voltage, the drive strength of the pull-up or pull-down transistor of the driver under calibration can be increased or decreased, by command in one or more steps, to equalize the output voltage to the desired reference voltage setting.
REFERENCES:
patent: 4683383 (1987-07-01), Wang
patent: 4719369 (1988-01-01), Asano et al.
patent: 4890016 (1989-12-01), Tanaka et al.
patent: 4988888 (1991-01-01), Hirose et al.
patent: 5285116 (1994-02-01), Thaik
patent: 5391939 (1995-02-01), Nonaka
patent: 5444397 (1995-08-01), Wong et al.
patent: 5457407 (1995-10-01), Shu et al.
patent: 5585742 (1996-12-01), Kamiya
patent: 5717343 (1998-02-01), Kwong
patent: 5764103 (1998-06-01), Burra et al.
patent: 5789974 (1998-08-01), Ferguson, Jr. et al.
patent: 5850159 (1998-12-01), Chow et al.
patent: 5864506 (1999-01-01), Arcoleo et al.
patent: 5931953 (1999-08-01), Lesmeister
patent: 5935258 (1999-08-01), Lesmeister
patent: 6333639 (2001-12-01), Lee
patent: 6356106 (2002-03-01), Greeff et al.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Le Don
Micro)n Technology, Inc.
LandOfFree
Simple output buffer drive strength calibration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simple output buffer drive strength calibration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simple output buffer drive strength calibration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3087261