Electronic digital logic circuitry – Reliability
Patent
1994-03-30
1995-03-14
Hudspeth, David R.
Electronic digital logic circuitry
Reliability
326 56, 326110, H03K 19003
Patent
active
053980000
ABSTRACT:
A simple and high speed BiCMOS tristate buffer circuit includes a first transistor coupled to a power supply and a first node. The first transistor has a control terminal coupled to receive a first signal. A second transistor is coupled to the first node and ground. The second transistor has a control terminal coupled to receive a second signal. A first bipolar transistor has a base coupled to the first node, a collector coupled to the power supply, and an emitter coupled to an output node of the circuit. A third transistor is coupled to the output node and the ground. The third transistor has a control terminal coupled to receive the second signal. A switching circuit is coupled to the first node and the output node for connecting the first node to the output node when the first and second signals turn off the first, second, and third transistors such that the output node assumes an open circuit condition. The switching circuit is controlled by a third signal. The first, second, and third signals control the first and second transistors and the switching circuit to provide a path from the first input signal to the output node containing only one inverter, one P-channel transistor, and one bipolar transistor. This path allows the buffer circuit to have high switching speed and simple circuit structure. A logic circuit is coupled to receive a first input signal and a second input signal for generating the first, second, and third signals.
REFERENCES:
patent: 4649294 (1987-03-01), McLaughlin
patent: 4701642 (1987-10-01), Pricer
patent: 4703203 (1987-10-01), Gallup et al.
patent: 4730132 (1988-03-01), Watanabe et al.
patent: 4813020 (1989-03-01), Iwamura et al.
patent: 4866304 (1989-09-01), Yu
patent: 4999523 (1991-03-01), Cham et al.
patent: 5001365 (1991-03-01), Murabayashi et al.
patent: 5047669 (1991-09-01), Iwamura et al.
patent: 5049765 (1991-09-01), Young et al.
patent: 5068548 (1991-11-01), El Gamel
patent: 5083048 (1992-01-01), Kashimura
patent: 5107142 (1992-04-01), Bhamidipaty
patent: 5113096 (1992-05-01), Lev et al.
patent: 5146118 (1992-09-01), Nakamura et al.
patent: 5153464 (1992-10-01), Joly
patent: 5300829 (1994-04-01), Lev et al.
Hudspeth David R.
Intel Corporation
LandOfFree
Simple and high speed BICMOS tristate buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simple and high speed BICMOS tristate buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simple and high speed BICMOS tristate buffer circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-715281