Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2004-10-29
2008-11-25
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07458045
ABSTRACT:
Design-specific attributes of a circuit (such as timing, power, electro-migration, and signal integrity) are used to automatically identify one or more regions of one or more layers in a layout of the circuit. The automatically identified regions may be provided to a manufacturing tool in GDSII by use of overlapping shapes in, or alternatively by moving existing shapes to, a different layer/datatype pair. For example, information about the automatically identified regions may be stored using a conventional datatype (e.g. value 0) with a new layer, or alternatively using a conventional layer (e.g. metal 3) with a new datatype (e.g. value 1), depending on the embodiment. The automatically identified regions contain cells and/or features (e.g. groups of shapes and/or individual shapes) whose tolerance in silicon (to be fabricated) is automatically changed from default, based on the design-specific attribute(s) and sensitivity thereto, expressed as design intent by a circuit designer.
REFERENCES:
patent: 6011911 (2000-01-01), Ho et al.
patent: 6289412 (2001-09-01), Yuan et al.
patent: 6366874 (2002-04-01), Lee et al.
patent: 6522007 (2003-02-01), Kouno et al.
patent: 6817003 (2004-11-01), Lippincott et al.
patent: 7089511 (2006-08-01), Allen et al.
patent: 2003/0014725 (2003-01-01), Sato et al.
A. Steffora, “The New IC Implementation Flow” Published in the Jul. 2002 edition of EDAVision, pp. 1-2.
R. Wilson, “Kahng calls for EDA, desing, mask shops to talk”, Published Jun. 24, 2003, Silicon Strategies, pp. 1.
P. Gupta, “A Cost-Driven Lithographic Correction Methodology Based on Off-the-Shelf Sizing Tools”, DAC 2003, Jun. 2-3, 2003, pp. 1-6.
A. Hand, “Keep it (Relatively) Simple, Keep it (Relatively) Cheap”, Semiconductor International, Sep. 1, 2004, pp. 1-2.
R. Wilson, “Researchers float design-for-manufacturing strategy”, EETimes, Nov. 13, 2003, pp. 1-2.
R. Wilson, “Urgent call made for process tie-in”, EEdesign, Jun. 30, 2003, pp. 1-2.
Dr. D. Rittman, Abstract “Design for Manufacturibity, The impact on the Physical Design Stage and Flow”, Jun. 2004, pp. 1-19.
S. Raghvendra, Article printed from Electronic Engineering Times, Posted Sep. 16, 2003, pp. 1-3.
R. Goering, “SEMI's Oasis provides respite from GDSII”, Silicon Strategies, Oct. 1, 2002, pp. 1-2.
R. Goering, OpenAccess API could link design, manufacturing, EETimes, Sep. 30, 2002, pp. 1-3.
Cote Michel
Hurat Philippe
Lugg Robert
Mayhew Jeff
Rieger Michael
Siek Vuthe
Silicon Valley Patent Patent Group LLP
Suryadevara Omkar
Synopsys Inc.
LandOfFree
Silicon tolerance specification using shapes as design... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon tolerance specification using shapes as design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon tolerance specification using shapes as design... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4037438