Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
2006-09-26
2006-09-26
Smith, Zandra V. (Department: 2822)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S787000
Reexamination Certificate
active
07112531
ABSTRACT:
Methods of providing silicon oxide on a substrate in a single process step by simultaneously introducing both a silicon source gas and an etch gas into a CVD chamber. As a result, the method will typically involve simultaneous deposition and etching of the silicon oxide. The method is particularly useful for providing silicon oxide spacers with faceted surfaces.
REFERENCES:
patent: 3916034 (1975-10-01), Tsuchimoto
patent: 4432132 (1984-02-01), Kinsbron et al.
patent: 4690729 (1987-09-01), Douglas
patent: 4702795 (1987-10-01), Douglas
patent: 4732761 (1988-03-01), Machida et al.
patent: 5089422 (1992-02-01), Brubaker
patent: 5089442 (1992-02-01), Olmer
patent: 5110408 (1992-05-01), Fujii et al.
patent: 5150276 (1992-09-01), Gonzalez et al.
patent: 5162248 (1992-11-01), Dennison et al.
patent: 5223448 (1993-06-01), Su
patent: 5236858 (1993-08-01), Lee et al.
patent: 5264396 (1993-11-01), Thakur et al.
patent: 5275977 (1994-01-01), Otsubo et al.
patent: 5278091 (1994-01-01), Fazan et al.
patent: 5283204 (1994-02-01), Rhodes et al.
patent: 5302233 (1994-04-01), Kim et al.
patent: 5346585 (1994-09-01), Doan et al.
patent: 5364809 (1994-11-01), Kwon et al.
patent: 5403630 (1995-04-01), Matsui et al.
patent: 5407837 (1995-04-01), Eklund
patent: 5429995 (1995-07-01), Nishiyama et al.
patent: 5432116 (1995-07-01), Keum et al.
patent: 5433794 (1995-07-01), Fazan et al.
patent: 5472825 (1995-12-01), Sayka
patent: 5500256 (1996-03-01), Watabe
patent: 5518959 (1996-05-01), Jang et al.
patent: 5571571 (1996-11-01), Musaka et al.
patent: 5571576 (1996-11-01), Qian et al.
patent: 5595929 (1997-01-01), Tseng
patent: 5599740 (1997-02-01), Jang et al.
patent: 5858876 (1999-01-01), Chew
patent: 5882975 (1999-03-01), Ishikawa
patent: 5915190 (1999-06-01), Pirkle
patent: 5935649 (1999-08-01), Koizumi et al.
patent: 6225228 (2001-05-01), Srinivasan
patent: 6274897 (2001-08-01), Blalock et al.
patent: 6534409 (2003-03-01), Srinivasan
B. El-Kareh,Fundamentals of Semiconductor Processing Technology,Kluwer Academic Publishers, 1995: 324-28.
S. Wolf, “Oxide Spacers”,Silicon Processing for the VLSI Era, vol. 2: Process Integration,Lattice Press, 1990: 212-214.
Micro)n Technology, Inc.
Mueting Raasch & Gebhardt, P.A.
Perkins Pamela E
Smith Zandra V.
LandOfFree
Silicon oxide co-deposition/etching process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon oxide co-deposition/etching process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon oxide co-deposition/etching process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3581730