Stock material or miscellaneous articles – Composite – Of silicon containing
Reexamination Certificate
2000-02-29
2003-05-06
Jones, Deborah (Department: 1775)
Stock material or miscellaneous articles
Composite
Of silicon containing
C428S307300, C428S064100, C428S450000, C148S033500, C117S915000, C117S930000
Reexamination Certificate
active
06558802
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to the manufacture of substrates. More particularly, the invention provides a technique for manufacturing a silicon-on-silicon substrate assembly. The assembly includes two substrates that are bonded together for use in the fabrication of a substrate for semiconductor integrated circuits, for example. But it will be recognized that the invention has a wider range of applicability; it can also be applied to other substrates for multi-layered integrated circuit devices, three-dimensional packaging of integrated semiconductor devices, microelectromechanical systems (“MEMS”), sensors, actuators, solar cells, biological and biomedical devices, and the like.
Wafers for electronic device fabrication are often cut from an ingot, or boule, of material with an abrasive saw. The wafer often serves as both a mechanical substrate and a semiconductor material to form electronic devices in or on. One of the most common examples of this is cutting silicon wafers from a silicon ingot. The wafers are typically polished to a very fine surface finish after “lapping” the wafer to remove the mechanical damage left by the abrasive saw, and after “backlapping” the other side of the wafer to remove saw damage and to produce a wafer of the desired thickness. In some processes, devices are fabricated directly in or on the silicon wafer. In other processes, a layer of semiconductor material is grown, for example by epitaxy, on the wafer. The epitaxial layer may provide lower impurity concentrations, or be of a different semiconductor type than the wafer. The devices are formed in what is known as the “active” layer, which is typically only a micron or so thick.
Epitaxial layers have been used successfully on smaller wafers and for smaller devices. Unfortunately, epitaxial layers have some associated problems that critically affect wafer yield and device yield as the size of either the wafer or the device increases. Epitaxial layers that are grown on a substrate typically adopt the crystalline structure of the substrate. In most cases, the substrate is a single crystal of a particular orientation. The most favored crystallographic orientation for growing an epitaxial layer, however, may not be the most favored crystallographic orientation for forming semiconductor devices. Additionally, surface defects or contamination on the surface of the substrate can lead to “pipes”, “spikes”, and other types of defects in the epitaxial layer. Often, a single defect will ruin a particular circuit, or cell, on a substrate. As the size of the cells gets bigger and more complex, the chance that any particular cell will fail because of a defect in the epitaxy layer increases. The size of the cells generally increases, given a particular processing technology, as the device count increases, which usually indicates an increase in circuit complexity and functionality.
The size of silicon wafers also continues to increase. Many state-of-the-art semiconductor devices are fabricated on 8-inch silicon wafers. Twelve-inch wafers are available. The semiconductor fabrication industry is moving toward using wafers of this size, but, as with most changes in technology, must solve some problems first. One of the problems is that growing a high-quality epitaxial layer on a 12-inch wafer is very difficult. Some conventional processes do not have a sufficient yield of good wafers through the epitaxial growth process to make using a 12-inch wafer economically attractive. This problem is compounded by the cost of a 12-inch substrate, which can be quite high.
From the above, it is seen that a technique for providing a substitute for an epitaxial layer that is cost effective and efficient is desirable.
SUMMARY OF THE INVENTION
According to the present invention, a technique for applying a thin film of silicon material to a target, or handle, wafer is provided. This technique separates thin films of material from a donor substrate by implanting particles,such as hydrogen ions, into the donor substrate, and then separating a thin film of material above the layer of implanted particles. The thin film can be bonded to a target wafer that provides mechanical support to form a hybrid substrate before or after separation.
In a specific embodiment, the present invention provides a process for forming a film of material from a donor substrate, typically a single crystal of silicon, using a controlled cleaving process. That process includes a step of introducing energetic particles (e.g., charged or neutral molecules, atoms, or electrons having sufficient kinetic energy) through a surface of a donor substrate to a selected depth underneath the surface, where the particles are at a relatively high concentration to define a thickness of donor substrate material (e.g., thin film of detachable material) above the selected depth.
The surface of the donor wafer is then typically attached to a target wafer, that will provide mechanical support for the thin film using a low-temperature bonding process. The target wafer can be a single crystal, polycrystalline, or amorphous, depending on the desired hybrid wafer characteristics. Energy is applied to a selected region of the donor substrate material to initiate a controlled cleaving action in the donor substrate, whereupon the cleaving action is made using a propagating cleave front(s) to free the donor material from a remaining portion of the donor substrate. The thin film is then permanently bonded to the target wafer, typically with a high-temperature annealing process.
In another embodiment, a layer of microbubbles is formed at a selected depth in the substrate. The substrate is globally heated and pressure in the bubbles eventually shatters the substrate material generally in the plane of the microbubbles, separating a thin film of silicon from the substrate.
The present invention achieves these benefits and others in the context of known process technology. However, a further understanding of the nature and advantages of the present invention may be realized by reference to the latter portions of the specification and attached drawings.
REFERENCES:
patent: 2614055 (1952-10-01), Senarelens
patent: 3117022 (1964-01-01), Bronson et al.
patent: 3225820 (1965-12-01), Riordan
patent: 3390033 (1968-06-01), Brown
patent: 3551213 (1970-12-01), Boyle
patent: 3770499 (1973-11-01), Crowe et al.
patent: 3786359 (1974-01-01), King
patent: 3806380 (1974-04-01), Kitada et al.
patent: 3832219 (1974-08-01), Nelson et al.
patent: 3900636 (1975-08-01), Curry et al.
patent: 3901423 (1975-08-01), Hillberry et al.
patent: 3915757 (1975-10-01), Engel
patent: 3946334 (1976-03-01), Yonezu
patent: 3957107 (1976-05-01), Altoz et al.
patent: 3993909 (1976-11-01), Drews et al.
patent: 4006340 (1977-02-01), Gorinas
patent: 4039416 (1977-08-01), White
patent: 4053335 (1977-10-01), Hu
patent: 4074139 (1978-02-01), Pankove
patent: 4107350 (1978-08-01), Berg et al.
patent: 4108751 (1978-08-01), King
patent: 4116751 (1978-09-01), Zaromb
patent: 4121334 (1978-10-01), Wallis
patent: 4170662 (1979-10-01), Weiss et al.
patent: 4216906 (1980-08-01), Olsen et al.
patent: 4237601 (1980-12-01), Woolhouse et al.
patent: 4244348 (1981-01-01), Wilkes
patent: 4252837 (1981-02-01), Auton
patent: 4255208 (1981-03-01), Deutscher et al.
patent: 4274004 (1981-06-01), Kanai
patent: 4342631 (1982-08-01), White et al.
patent: 4346123 (1982-08-01), Kaufmann
patent: 4361600 (1982-11-01), Brown
patent: 4368083 (1983-01-01), Bruel et al.
patent: 4375125 (1983-03-01), Byatt
patent: 4412868 (1983-11-01), Brown et al.
patent: 4452644 (1984-06-01), Bruel et al.
patent: 4468309 (1984-08-01), White
patent: 4471003 (1984-09-01), Cann
patent: 4486247 (1984-12-01), Ecer et al.
patent: 4490190 (1984-12-01), Speri
patent: 4500563 (1985-02-01), Ellenberger et al.
patent: 4508056 (1985-04-01), Bruel et al.
patent: 4536657 (1985-08-01), Bruel
patent: 4539050 (1985-09-01), Kramler et al.
patent: 4566403 (1986-01-01), Fournier
patent: 4567505 (1986-01-01), Pease et al.
patent: 4568563 (1986-02-01), Jackson et al.
patent
Cheung Nathan W.
Henley Francois J.
Jones Deborah
Silicon Genesis Corporation
Stein Stephen
Townsend and Townsend / and Crew LLP
LandOfFree
Silicon-on-silicon hybrid wafer assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon-on-silicon hybrid wafer assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon-on-silicon hybrid wafer assembly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3079630