Silicon etching method

Details Silicon etching method Silicon etching method

1995-04-28

1997-09-09

Chu, John S.

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

Insulated gate formation

438696, 438712, 438714, B44C 122

Patent

active

056652038

ABSTRACT:
A method for etching silicon is described incorporating first and second steps of reactive ion etching through a patterned oxide layer in respective atmospheres of HBr, Cl.sub.2 and O.sub.2 and then HBr and O.sub.2 in situ by terminating the first etching step and removing substantially all Cl.sub.2 before continuing with the second step of etching. The invention overcomes the problem of uneven etching of n+ and p+ silicon gates for CMOS transistor logic during the step of simultaneously etching silicon to form sub 0.25 micron gate lengths and vertical sidewalls while stopping on the gate oxide.

REFERENCES:
patent: 5242536 (1993-09-01), Schoenborn
patent: 5252502 (1993-10-01), Havemann
patent: 5256245 (1993-10-01), Keller et al.
patent: 5310456 (1994-05-01), Kadomura et al.
patent: 5336365 (1994-08-01), Goda et al.
patent: 5505816 (1996-04-01), Barnes et al.
patent: 5522966 (1996-06-01), Komura et al.

Affiliated with

Also associated with

Rating

Silicon etching method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Silicon etching method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon etching method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-66681