Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1997-08-06
2000-01-11
Chaudhuri, Olik
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438221, H01L 2176, H01L 218238
Patent
active
060135581
ABSTRACT:
A method of isolating a semiconductor device by shallow trench isolation is provided by: (a) etching a trench into the surface of an integrated circuit; (b) depositing an oxide in the trench so that at least the upper portion of the oxide is silicon-rich; (c) providing a polysilicon gate electrode on the surface of the integrated circuit, with the gate electrode being provided substantially adjacent to the trench with a space between the trench and the gate electrode; (d) providing a spacer oxide to cover the trench oxide, the gate electrode and the space between the trench and the gate electrode, so that the spacer oxide has near-stoichiometric levels of silicon; and (e) etching the spacer oxide from the surface of the integrated circuit under conditions effective to selectively etch the spacer oxide from the upper surface of the integrated circuit and from the upper surface of the gate electrode without etching the trench oxide from the upper portion of the trench.
REFERENCES:
patent: 4810673 (1989-03-01), Freeman
patent: 4835115 (1989-05-01), Eklund
patent: 4871689 (1989-10-01), Bergami et al.
patent: 5130268 (1992-07-01), Liou et al.
patent: 5308784 (1994-05-01), Kim et al.
patent: 5312770 (1994-05-01), Pasch
patent: 5315142 (1994-05-01), Acovic et al.
patent: 5316965 (1994-05-01), Philipossian et al.
patent: 5346584 (1994-09-01), Nasr et al.
patent: 5362668 (1994-11-01), Tasaka
patent: 5362669 (1994-11-01), Boyd et al.
patent: 5472904 (1995-12-01), Figura et al.
patent: 5480832 (1996-01-01), Miura et al.
patent: 5494846 (1996-02-01), Yamazaki
patent: 5516625 (1996-05-01), McNamara et al.
patent: 5516721 (1996-05-01), Galli et al.
patent: 5827761 (1998-10-01), Fulford, Jr. et al.
patent: 5888006 (1999-03-01), Lin et al.
Gabriel Calvin Todd
Harvey Ian Robert
Weling Milind Ganesh
Chaudhuri Olik
Duy Mai Anh
VLSI Technology Inc.
LandOfFree
Silicon-enriched shallow trench oxide for reduced recess during does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon-enriched shallow trench oxide for reduced recess during , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon-enriched shallow trench oxide for reduced recess during will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1462015