Fishing – trapping – and vermin destroying
Patent
1993-08-19
1995-11-14
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 41, 437 59, H01L 21265, H01L 2170
Patent
active
054666155
ABSTRACT:
A method of forming self-aligned transistors which may be either bipolar or field effect, and resultant structures, are described. Three insulator layers are formed over the surface of a monocrystalline semiconductor substrate and are patterned to form a protective block over the location of the first element of the transistor. A doped conductive layer is formed upon the substrate and upon the protective block. A fourth insulator layer is formed on the doped conductive layer. Those portions of the doped conductive layer and the fourth insulator layer that are above the horizontal plane of the top of the third insulator layer are removed. The third insulator layer is removed from the protective block. The structure is heated to form the second and third elements by outdiffusion. Oxide spacers are formed adjacent to the protective block. The protective block is removed. A gate oxide is formed for a field effect transistor. A second conductive layer is formed and patterned on and above the fifth insulator layer, and the elements of the transistors are completed with electrical contacts to the elements of the transistors.
REFERENCES:
patent: 4209349 (1980-06-01), Ho et al.
patent: 4209350 (1980-06-01), Ho et al.
patent: 4234362 (1980-11-01), Riseman
patent: 4256514 (1981-03-01), Pogge
patent: 4296426 (1981-10-01), Gilles
patent: 4366613 (1983-03-01), Ogura et al.
patent: 4378627 (1983-04-01), Jambotkar
patent: 4419810 (1983-12-01), Riseman
patent: 4546535 (1985-10-01), Shepard
patent: 4641416 (1987-02-01), Iranmanesh et al.
patent: 4800171 (1989-01-01), Iranmanesh et al.
patent: 4829025 (1989-05-01), Iranmanesh et al.
patent: 5028557 (1991-07-01), Tsai et al.
patent: 5045484 (1991-09-01), Yamada et al.
patent: 5141891 (1992-08-01), Arima et al.
patent: 5162245 (1992-11-01), Faureau
patent: 5324983 (1994-06-01), Onai et al.
Ackerman Stephen B.
Chaudhuri Olik
Dutton Brian
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Silicon damage free process for double poly emitter and reverse does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon damage free process for double poly emitter and reverse , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon damage free process for double poly emitter and reverse will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1220512