Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-10-17
2006-10-17
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S086000
Reexamination Certificate
active
07123048
ABSTRACT:
A signal transmitting circuit includes a circuit block having a driving circuit and an intra-block transmission line for transmitting a signal from the driving circuit, a circuit block having a receiving circuit and an intra-block transmission line for transmitting the signal to said receiving circuit, and a main interblock transmission line for propagating a signal between the driving and receiving circuit blocks. The inter-block transmission line is terminated by a resistor having substantially the same impedance as the interblock transmission line. The intra-block transmission lines are provided with a resistance element having a resistance substantially equal to a value derived by subtracting half of an impedance of the inter-block transmission line from an impedance of the intra-block transmission line, to lower signal amplitude and suppress reflections of a signal at branch points along the main interblock transmission line, thereby enabling a high-speed signal transfer.
REFERENCES:
patent: 3694665 (1972-09-01), Belluche
patent: 3710282 (1973-01-01), Seinecke
patent: 3832575 (1974-08-01), Dasquota et al.
patent: 4677321 (1987-06-01), Bacrania
patent: 4922449 (1990-05-01), Donaldson et al.
patent: 4985903 (1991-01-01), Heichler
patent: 5003467 (1991-03-01), Donaldson et al.
patent: 5019728 (1991-05-01), Sanwo et al.
patent: 5046072 (1991-09-01), Shimizu et al.
patent: 5105340 (1992-04-01), Lawrence
patent: 5111080 (1992-05-01), Mizukami et al.
patent: 5122064 (1992-06-01), Zarreii
patent: 5220211 (1993-06-01), Christopher et al.
patent: 5227677 (1993-07-01), Furman
patent: 5239214 (1993-08-01), Segawa et al.
patent: 5274671 (1993-12-01), Johnson
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5483110 (1996-01-01), Koide et al.
patent: 2023503 (1970-03-01), None
patent: 54-5929 (1979-03-01), None
patent: 57-120147 (1982-07-01), None
patent: 63046009 (1988-02-01), None
patent: 1-161944 (1989-06-01), None
patent: 4-98932 (1992-03-01), None
patent: 4-249945 (1992-09-01), None
patent: 5-129924 (1993-05-01), None
patent: 5-259942 (1993-10-01), None
“New I/O Proposal” Fujitsu, JEDEC JC, San Diego, CA, Dec. 5, 1993, pp. 1-12.
“Nikkei Electronics,” Nov. 27, 1993, pp. 269-290.
Japanese Version of—Iwata Sakagami, “On the Realization of Resistively Matched 3-Ports and the Suppression of Multiple Reflections Traveling on Branched Transmission Lines”, The Transactions of the IEICE, vol. E73, No. 12, Dec. 1990.
Japanese Office Action, mailing date Jul. 6, 2004 including a translation thereof.
Abstract for—Iwata Sakagami, “On the Realization of Resistively Matched 3-Ports and the Suppression of Multiple Reflections Traveling on Branched Transmission Lines”, The Transactions of the IEICE, vol. E73, No. 12 Dec. 1990.
Translation of—Iwata Sakagami, “On the Realization of Resistively Matched 3-Ports and the Suppression of Multiple Reflections Traveling on Branched Transmission Lines”, The Transactions of the IEICE, vol. E73, No. 12 Dec. 1990.
Photographs (5) of Apple IIe Computer and 80 COL/64K Memory Expansion Card; 1985, no month.
Kurihara Ryoichi
Takekuma Toshitsuqu
Yamagiwa Akira
Antonelli, Terry Stout and Kraus, LLP.
Cho James H.
Hitachi , Ltd.
LandOfFree
Signal transmitting device suited to fast signal transmission does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal transmitting device suited to fast signal transmission, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal transmitting device suited to fast signal transmission will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3679083