Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2004-03-26
2008-11-04
Fan, Chieh M. (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S354000, C375S355000, C375S356000, C375S357000, C375S358000, C327S158000, C327S146000, C327S149000, C327S153000, C327S161000
Reexamination Certificate
active
07447289
ABSTRACT:
Delay time between an input of data to a circuit block and an output of the data from the data block is measured in accordance with a timing at which the data from the circuit block is acquired by a measurement register and a timing at which the data from the circuit block is acquired by a data latch. An LSI tester sets well voltage adjustment values so that delay time of each circuit block is averaged. From voltages generated by the adjustment voltage generating circuit, a selector selects voltages that are in accordance with the well voltage adjustment values. The voltages selected are applied to a well of a CMOS transistor of each clock timing adjustment circuit. Delay time between timings of inputted clocks is thus adjusted.
REFERENCES:
patent: 5251172 (1993-10-01), Yamauchi
patent: 5912591 (1999-06-01), Yamada
patent: 6192092 (2001-02-01), Dizon et al.
patent: 6252447 (2001-06-01), McClure
patent: 6424184 (2002-07-01), Yamamoto et al.
patent: 6501311 (2002-12-01), Lutkemeyer
patent: 6593792 (2003-07-01), Fujii
patent: 6657467 (2003-12-01), Seki et al.
patent: 6711044 (2004-03-01), Yamauchi
patent: 6909316 (2005-06-01), Owens et al.
patent: 7088172 (2006-08-01), Lesea et al.
patent: 2001/0049797 (2001-12-01), Mullarkey
Kurd et al., IEEE Journal of Solid-State Circuits, vol. 36, No. 11, pp. 1647-1653 (2001).
Deleganes et al., 2002 Symposium on VLSI Circuits Digest of Technical Papers, 4 pages.
Higuchi Tetsuya
Kasai Yuji
Murakawa Masahiro
Takahashi Eiichi
Uratani Munehiro
Birch & Stewart Kolasch & Birch, LLP
Fan Chieh M.
Lee Siu M
National Institute of Advanced Industrial Science and Technology
Sharp Kabushiki Kaisha
LandOfFree
Signal timing adjustment device, signal timing adjustment... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal timing adjustment device, signal timing adjustment..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal timing adjustment device, signal timing adjustment... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4034236