Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2007-05-01
2007-05-01
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S032000, C326S033000, C326S034000
Reexamination Certificate
active
11038436
ABSTRACT:
First and second transmission lines and are connected to each other in series. A first terminator is connected to the first transmission line in parallel, and is provided externally of a semiconductor device. A second terminator is connected to the second transmission line in parallel, and is provided inside the semiconductor device. The values of the first and second terminator are adjusted so that the combined resistance value of first and second terminator and the second transmission line matches with the impedance of the first transmission line. Impedance matching of the entire transmission line can be achieved with this simple construction, thus, a stable, high quality signal can be transmitted.
REFERENCES:
patent: 5504782 (1996-04-01), Campbell, Jr.
patent: 6486696 (2002-11-01), Cao
patent: 6556039 (2003-04-01), Nagano et al.
patent: 2004/0046587 (2004-03-01), Lindsay et al.
patent: 2002-344300 (2002-11-01), None
Itoh Wataru
Iwata Toru
Saito Yoshiyuki
Shibata Osamu
Takahashi Satoshi
Matsushita Electric - Industrial Co., Ltd.
Tran Anh Q.
Wenderoth , Lind & Ponack, L.L.P.
LandOfFree
Signal receiving circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal receiving circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal receiving circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3764961