Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2005-08-16
2005-08-16
Burd, Kevin (Department: 2631)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
Reexamination Certificate
active
06931088
ABSTRACT:
A signal processing circuit used in a hard disk controller is able to quickly match its clock signal with preamble data read from a hard disk. The signal processing circuit includes a decision feedback equalizer (DFE) that equalizes a digital read signal in accordance with a clock signal. A timing recovery PLL generates the clock signal having a phase which is coincident with a phase of the digital read signal. The DFE includes a first filter for filtering the digital signal, a decision circuit for adding a feedback signal to the filtered digital signal and generating a decision signal based on the value of the addition. A shift register is connected to the decision circuit and samples the decision signal in accordance with the clock signal, and stores the sampled signal as sampling data. A feedback filter filters the sampled data and feeds it back to the decision circuit. A loop control circuit monitors the filtered digital signal and the feedback signal and controls the feedback loop based on the values of these signals.
REFERENCES:
patent: 5963518 (1999-10-01), Kobayashi et al.
patent: 6600779 (2003-07-01), Sawada et al.
Burd Kevin
Fujitsu Limited
LandOfFree
Signal processing circuit for preventing pseudo lock of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal processing circuit for preventing pseudo lock of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processing circuit for preventing pseudo lock of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3512592