Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2011-03-29
2011-03-29
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C365S189090
Reexamination Certificate
active
07915912
ABSTRACT:
Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.
REFERENCES:
patent: 5548226 (1996-08-01), Takekuma et al.
patent: 5650757 (1997-07-01), Barber
patent: 5821798 (1998-10-01), Tonn, Jr.
patent: 5831467 (1998-11-01), Leung et al.
patent: 5945886 (1999-08-01), Millar
patent: 6026456 (2000-02-01), Ilkbahar
patent: 6347367 (2002-02-01), Dell et al.
patent: 6369605 (2002-04-01), Bonella et al.
patent: 6425097 (2002-07-01), Elachkar et al.
patent: 6587896 (2003-07-01), Baldwin et al.
patent: 6633178 (2003-10-01), Wilcox et al.
patent: 6636069 (2003-10-01), Muljono
patent: 7515487 (2009-04-01), Seo et al.
patent: 7692983 (2010-04-01), Lee et al.
patent: 7716401 (2010-05-01), Lee
patent: 2002/0118037 (2002-08-01), Kim et al.
patent: 2003/0020511 (2003-01-01), Hirai et al.
patent: 2003/0062966 (2003-04-01), Abo et al.
patent: 2003/0122575 (2003-07-01), Jang et al.
patent: 2003/0146775 (2003-08-01), Levin et al.
patent: 2003/0189441 (2003-10-01), Nguyen et al.
patent: 2003/0234664 (2003-12-01), Yamagata
patent: 2004/0196064 (2004-10-01), Garlepp et al.
patent: 2004/0264267 (2004-12-01), Nishio et al.
patent: 2005/0088200 (2005-04-01), Takekuma et al.
patent: 2005/0127940 (2005-06-01), Takekuma et al.
patent: 2005/0248362 (2005-11-01), Choe
patent: 2006/0001443 (2006-01-01), Wang et al.
patent: 2006/0053243 (2006-03-01), David et al.
patent: 2006/0091900 (2006-05-01), Kang et al.
patent: 2006/0255829 (2006-11-01), Kim et al.
patent: 2007/0018683 (2007-01-01), Takekuma et al.
patent: 2007/0080707 (2007-04-01), Brinkman et al.
patent: 2007/0103190 (2007-05-01), Kubo
patent: 2007/0126464 (2007-06-01), Vergis et al.
Ho Eugene C.
Kim Woopoung
Nguyen Huy M.
Oh Kyung Suk
Cho James H.
Park Vaughan Fleming & Dowler LLP
Rambus Inc.
Tabler Matthew C
LandOfFree
Signal lines with internal and external termination does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal lines with internal and external termination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal lines with internal and external termination will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2749913