Signal generator comprising an addressable memory

Details Signal generator comprising an addressable memory Signal generator comprising an addressable memory

1974-08-19

1976-01-27

Fears, Terrell W.

Communications: electrical

Digital comparator systems

340173SP, G11C 1300

Patent

active

039355659

ABSTRACT:
A circuit for and a method of utilizing an addressable memory as the generator of timing pulse signals is disclosed. The memory has n separate input terminals for receiving the n-bits of an n-bit address word to address one of the 2.sup.n addressable registers therein. Each register stores an n-bit data word, and, when addressed, couples the n bits of the addressed data word to a separate associated one of n separate output terminals. N separate feedback conductors couple each separate one of the n output terminals back to only a separate associated one of the n input terminals. The memory, when enabled, reads out the data word stored in a first addressed one of its registers for continuously cycling the memory through its 2.sup.n registers by using the read out data word as the address word to address the next addressed register at the next memory cycle. N separate output signal conductors are coupled to each separate one of the n separate output terminals for providing, on each separate one of the n output signal conductors, n timing pulse signals.

REFERENCES:
patent: 3772658 (1973-11-01), Sarlo

Affiliated with

Also associated with

Rating

Signal generator comprising an addressable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal generator comprising an addressable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal generator comprising an addressable memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1814505