Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2007-09-04
2007-09-04
Lugo, David B. (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S147000, C327S156000
Reexamination Certificate
active
10114457
ABSTRACT:
A control signal that runs a control oscillator of a signal generation circuit that generates a write clock is taken as a reference signal. That reference signal is supplied to a signal generation circuit that generates a read clock. In the signal generation circuit that generates the read clock, there is no need to generate a reference signal within its own circuits, which makes it possible to supply it to a control oscillator by adding the error timing from reading out the signal against the supplied reference signal. In this way, no means for locking the read clock into the initial frequency is needed and neither is the time for locking the read clock to the initial frequency (lock up time). This makes it possible to reduce the size of the circuit and to reduce the signal read-out time.
REFERENCES:
patent: 4929918 (1990-05-01), Chung et al.
patent: 5329251 (1994-07-01), Llewellyn
patent: 5659586 (1997-08-01), Chun
patent: 5663945 (1997-09-01), Hayashi et al.
patent: 6255858 (2001-07-01), Akiyama et al.
patent: 10-112141 (1998-04-01), None
patent: 11-55113 (1999-02-01), None
Matsunami Hiroyuki
Okada Kouji
Arent Fox LLP.
Fujitsu Limited
LandOfFree
Signal generating circuit, timing recovery PLL, signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal generating circuit, timing recovery PLL, signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal generating circuit, timing recovery PLL, signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3801209