Signal flow driven circuit analysis and partitioning technique

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07448003

ABSTRACT:
A method for generating a layout for an analog circuit design is provided. The method includes tracing a signal flow through a circuit netlist, and partitioning the circuit netlist into a digital portion and an analog portion. A signal flow is defined through the analog portion of the circuit netlist. A system for generating a layout for an analog circuit design is also included.

REFERENCES:
patent: 4884036 (1989-11-01), Koyama et al.
patent: 5740347 (1998-04-01), Avidan
patent: 2002/0033706 (2002-03-01), Khazei
Ramadoss et al., “Test Generation for Mixed-Signal Devices Using Flow Graphs”, Jan. 1996, Ninth International Conference on VLSI Design, Proceedings, pp. 242-248.
Olbrich et al., “An Improved Hierarchical Classification Algorithm for Structural Analysis of Integrated Circuit”, Mar. 2001, IEEE Design, Automation and Test in Europe Conference and Exhibition, Proceedings, pp. 829.
Sommer et al., “From System Specification To Layout: Seamless Top-Down Design Method for Analog and Mixed-Signal Applications” 2002, IEEE Design, Automation and Test in Europe Conference and Exhibition, Proceeding pp. 884-891.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Signal flow driven circuit analysis and partitioning technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal flow driven circuit analysis and partitioning technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal flow driven circuit analysis and partitioning technique will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4023639

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.