Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2011-05-10
2011-05-10
Fan, Chieh M (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S362000
Reexamination Certificate
active
07940877
ABSTRACT:
Double data rate (“DDR”) circuitry or the like is modified or enhanced to include edge detection capability. During edge detection mode the circuitry is supplied with serial training data that includes successive pairs of equal-valued bits. Several, differently-phased, candidate clock signals are used one after another in order of increasing phase to clock the DDR circuitry. Adjacent bits in the training data that should be equal-valued are captured by the DDR circuitry and compared. Any candidate clock signal that causes the bits thus compared to be unequal is flagged as having phase close to edges in the data. The approximate phase of data edges is thereby indicated by the phase (or phases) of the candidate clock signal (or signals) causing the bits compared as described above to be unequal.
REFERENCES:
patent: 5459753 (1995-10-01), Co et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5533072 (1996-07-01), Georgiou et al.
patent: 5533073 (1996-07-01), Eriksson
patent: 5535252 (1996-07-01), Kobayashi
patent: 5673295 (1997-09-01), Read et al.
patent: 5696800 (1997-12-01), Berger
patent: 5745530 (1998-04-01), Baek et al.
patent: 6222380 (2001-04-01), Gerowitz et al.
patent: 6288656 (2001-09-01), Desai
patent: 6304623 (2001-10-01), Richards et al.
patent: 6307869 (2001-10-01), Pawelski
patent: 6347128 (2002-02-01), Ransijn
patent: 6359946 (2002-03-01), Ryan
patent: 6363129 (2002-03-01), Agazzi
patent: 6650140 (2003-11-01), Lee et al.
patent: 7031420 (2006-04-01), Jenkins et al.
patent: 7167534 (2007-01-01), Nakamura
patent: 7180966 (2007-02-01), Vallet et al.
patent: 7221725 (2007-05-01), Tinker
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2005/0207520 (2005-09-01), Su et al.
patent: 2006/0233291 (2006-10-01), Garlepp et al.
U.S. Appl. No. 10/059,014, filed Jan. 29, 2002, Lee et al.
U.S. Appl. No. 10/349,541, filed Jan. 21, 2003, Venkata et al.
U.S. Appl. No. 10/672,901, filed Sep. 26, 2003, Asaduzzaman et al.
U.S. Appl. No. 10/713,877, filed Nov. 13, 2003, Churchill et al.
U.S. Appl. No. 10/470,120, filed Dec. 17, 2003, Wang et al.
U.S. Appl. No. 10/739,445, filed Dec. 17, 2003, Wang et al.
U.S. Appl. No. 10/722,665, filed Mar. 16, 2004, Wortman et al.
Berube Jean Luc
Oh John
Tam Samson
Wortman Curt
Altera Corporation
Fan Chieh M
Ghulamali Qutbuddin
Ropes & Gray LLP
LandOfFree
Signal edge detection circuitry and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal edge detection circuitry and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal edge detection circuitry and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2656815