Signal delay circuit for minimizing the delay time dependence on

Details Signal delay circuit for minimizing the delay time dependence on Signal delay circuit for minimizing the delay time dependence on

1990-12-03

1992-07-14

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307304, 307443, 307542, 307572, H03K 501

Patent

active

051305640

ABSTRACT:
A signal delay circuit includes a driving circuit for driving an output signal with a voltage swing voltage between a supply voltage and a ground voltage. The signal delay circuit further includes a varactor load which is coupled to the output signal and has a capacitance which increases according to the supply voltage within a variation range of the supply voltage. The varactor load keeps the delay characteristic of the signal propagation circuit independent of the change of the supply voltage, thereby ensuring high speed operation and improved reliability of the CMOS semiconductor integrated circuit.

REFERENCES:
patent: 4334324 (1982-06-01), Hoover
patent: 4649289 (1987-03-01), Nakano
patent: 4791321 (1988-12-01), Tanaka et al.
patent: 4792705 (1988-12-01), Ouyang et al.
patent: 5013932 (1991-05-01), Smith

Affiliated with

Also associated with

Rating

Signal delay circuit for minimizing the delay time dependence on does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal delay circuit for minimizing the delay time dependence on, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal delay circuit for minimizing the delay time dependence on will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-336692