Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-01-10
2006-01-10
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06986116
ABSTRACT:
A method for balancing signals across an IC design having multiple voltage domains. The method uses a voltage tress to balance the signals at the top level above the voltage domains. Then using worst case and best case signal latencies determines the average latency in each voltage domain. Then balancing signals at the other levels of the design by incrementing the latencies in each domain until a target level based on the slowest average latency is reached.
REFERENCES:
patent: 5655113 (1997-08-01), Leung et al.
patent: 5686845 (1997-11-01), Erdal et al.
patent: 5712583 (1998-01-01), Frankeny
patent: 5812832 (1998-09-01), Horne et al.
patent: 5878055 (1999-03-01), Allen
patent: 5900762 (1999-05-01), Ramakrishnan
patent: 5912820 (1999-06-01), Kerzman et al.
patent: 6091216 (2000-07-01), De Lange
patent: 6127844 (2000-10-01), Cliff et al.
patent: 6421818 (2002-07-01), Dupenloup et al.
patent: 6453402 (2002-09-01), Jeddeloh
patent: 6577992 (2003-06-01), Tchemiaev et al.
patent: 6687889 (2004-02-01), Secatch et al.
patent: 6693456 (2004-02-01), Wong
patent: 6711716 (2004-03-01), Mueller et al.
patent: 2002/0073389 (2002-06-01), Elboim et al.
patent: 2003/0009734 (2003-01-01), Burks et al.
Carrig et al., “A New Direction in ASIC High-Performance Clock Methodology,” IEEE 1998 Custom ICs Conference, pp. 593-596.
Harris et al., “Statistical Clock Skew Modeling With Data Dealy Variations,” IEEE Trans on VLSI Systems, vol. 9, No. 6, Dec. 2001, pp. 888-898.
Jex et al., “High Speed I/O Circuit Design in Multiple Voltage Domains,” 1999 IEEE, pags 424-427.
Jex et al., “High Speed I/O Circuit Design in Multiple Voltage Domains”, 1999 IEEE, pp. 424-427.
Fry Thomas Walker
Menard Daniel Richard
Normand Phillip Paul
Garbowski Leigh M.
Kotulak Richard M.
LandOfFree
Signal balancing between voltage domains does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal balancing between voltage domains, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal balancing between voltage domains will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3545289