Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Reexamination Certificate
2006-10-25
2008-08-05
Mis, David (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
C331S016000, C331S025000, C331SDIG002
Reexamination Certificate
active
07408419
ABSTRACT:
A sigma-delta fractional-N phase locked loop has faster lock time with increased charge pump current and decreased loop filter resistance in the unlock state. On the other hand, the sigma-delta fractional-N phase locked loop has lower noise susceptibility and lower frequency error with gradual decrease in charge pump current and gradual increase in loop filter resistance, in the lock state.
REFERENCES:
patent: 3909735 (1975-09-01), Anderson et al.
patent: 4745372 (1988-05-01), Miwa
patent: 4928075 (1990-05-01), Leis
patent: 6111470 (2000-08-01), Dufour
Korean Patent Application No. 1020010038578 to Lee et al., having Publication date of Sep. 3, 2001 (w/ English Abstract page).
Korean Patent Application No. 1020030047421 to Kim, having Publication date of Jan. 21, 2005 (w/ English Abstract page).
Japanese Patent Application No. 01-275426 to Daisuke et al., having Publication date of Jun. 11, 1991 (w/ English Abstract page).
Japanese Patent Application No. 2003-020459 to Yoshiyuki et al., having Publication date of Aug. 19, 2004 (w/ English Abstract page).
Choi Monica H.
Mis David
Samsung Electronics Co,. Ltd.
LandOfFree
Sigma-delta fractional-N PLL with reduced frequency error does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sigma-delta fractional-N PLL with reduced frequency error, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sigma-delta fractional-N PLL with reduced frequency error will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4008193