Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1998-11-16
2001-08-28
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S618000, C438S622000, C438S623000, C438S672000, C438S675000, C438S700000
Reexamination Certificate
active
06281115
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates to processes used to fabricate semiconductor devices, and more specifically to a process used to create a via hole, in a dielectric layer, exposing an underlying conductive structure.
(2) Description of Prior Art
The semiconductor industry is continually striving to increase the performance of semiconductor devices, while still maintaining, or even reducing the manufacturing costs of these higher performing semiconductor devices. The ability of the industry to fabricate devices with sub-micron features, or micro-miniaturization, has allowed the performance and cost objectives to be successfully addressed. Smaller device features allow a reduction of performance degrading resistances and capacitances to be realized, resulting in performance improvements. In addition the use of sub-micron device features, allows a greater number of smaller semiconductor chips, still possessing device densities comparable to device densities obtained with larger counterparts, to be obtained from a specific size starting substrate, thus resulting in a reduction of the processing cost for a specific semiconductor chip.
The arrival of micro-miniaturization has been attributed to advances in specific semiconductor fabrication disciplines, such as photolithography and dry etching. The use of more sophisticated exposure cameras, as well as the development of more sensitive photosensitive materials, have allowed sub-micron images to be routinely formed in photoresist layers. In addition the development of more advanced dry etching tools, and processes, have allowed the sub-micron images in photoresist layers, to be successfully transferred to underlying materials, used to create advanced semiconductor devices. However in addition to advances in semiconductor fabrication disciplines, optimization of specific fabrication sequences are still needed to further reduce the manufacturing costs for semiconductor devices.
One area of semiconductor fabrication, via hole formation, has been addressed regarding cost and performance optimization. As device dimensions shrink, processes used to open sub-micron via holes in dielectric layers, become more difficult to achieve. Sub-micron images in photoresist layers, used as masks for subsequent dry etching of the sub-micron via holes, are costly process steps, and can result in unwanted damage to exposed metal surfaces, occurring from processes, and reactants, used to remove the masking photoresist shape, at the conclusion of via hole formation. This invention will describe a novel process for forming a via hole in a dielectric layer, exposing an underlying metal interconnect structure, however this invention will feature a via hole opening procedure, without the use of costly photoresist procedures. A via hole is formed in a photosensitive, low dielectric constant layer, using direct exposure, and selective removal of the exposed region. However unlike the conventional photoresist processes, the photosensitive, low dielectric constant layer is not removed, and after filling the via hole with metal, the photosensitive, low dielectric constant layer remains to function as an interlevel dielectric layer, located between underlying and overlying, metal interconnect structures. An option offered in this invention is the creation of chemically vapor deposited, insulator spacers, on the sides of the via hole, to protect the exposed sides of the photosensitive, low dielectric constant layer, from subsequent processing steps. Prior art, such as Chang et al, in U.S. Pat No. 5,559,055, describe the use of low dielectric constant materials to fill spaces between metal lines, however they do not describe the use of a photosensitive, low dielectric constant layer, used as an interlevel dielectric layer, as well as a material used for via hole formation, without the use of photosensitive photoresist materials.
SUMMARY OF THE INVENTION
It is an object of this invention to form a via hole in a dielectric layer, exposing the top surface of an underlying interconnect metal structure.
It is another object of this invention to form a via hole in a photosensitive, low dielectric constant layer, using direct exposure and development, with the use of masking photoresist shapes.
It is still another object of this invention to form protecting, insulator spacer, on the sides of the via hole that was formed in the photosensitive, low dielectric constant layer.
In accordance with the present invention a process is described for forming a via hole in a photosensitive, low dielectric constant layer, without the use of photoresist processing. An underlying interconnect metal structure is provided, followed by the application of a photosensitive, low dielectric constant layer. A desired via hole pattern is created in a region of the photosensitive, low dielectric layer, via direct exposure. The unexposed region of the photosensitive, low dielectric constant layer is than selectively removed, using wet solvent solutions, resulting in the desired via hole, exposing the top surface of an underlying interconnect metal structure. An chemically deposited insulator layer is next deposited, planarized, and subjected to an anisotropic reactive ion etching, (RIE), procedure, resulting in insulator spacers, on the sides of the via hole, in addition to a remaining portion of the insulator layer, overlying the top surface of the photosensitive, low dielectric constant layer. A metal deposition, used to fill the via hole, now protected with insulator spacers, is than performed.
A second iteration of this invention features the planarization step, performed after deposition of the photosensitive, low dielectric constant layer, followed by patterning procedures comprised of direct exposure and development of the unexposed region of the photosensitive, low dielectric constant layer, resulting in the creation of the via hole. Insulator spacers are again formed on the sides of the via hole, using the same deposition and anisotropic RIE procedures, used with the previous embodiment.
REFERENCES:
patent: 5284801 (1994-02-01), Page et al.
patent: 5370904 (1994-12-01), Mine et al.
patent: 5393702 (1995-02-01), Yang et al.
patent: 5459086 (1995-10-01), Yang
patent: 5472913 (1995-12-01), Havemann et al.
patent: 5552344 (1996-09-01), Jang et al.
patent: 5559055 (1996-09-01), Chang et al.
patent: 5854302 (1998-12-01), Foster et al.
Chu et al, Direct Patterning low-k Material for Damascene Process, DUMIC Conference 1997, Library of Congress No. 89-644090, pp. 93-97, Feb. 11, 1997.*
Strandjord et al, Photosensitive Benzocyclobutene for Stress Buffer and Passivation Applications (One Mask Manufacturing Process), 1997, Electronic Components and Technology Conference, pp. 1260-1268, May 21, 1997.*
Kim et al, Modeling of Via Formation by photosensitive Dielectric Materials for MCM Applications, Proceedings of the 5th International Conference on Properties and Applications of Dielectric Materials, pp. 930-933, Feb. 11, 1997.*
Korczynski, “Low K dielectric integration cost modeling”, Solid State Technology Oct. 1997, pp. 123-128.
Chang Chung Liang
Chen Lai-Juh
Ackerman Stephen B.
Chaudhari Chandra
Industrial Technology Research Institute
Pham Thanhha
Saile George O.
LandOfFree
Sidewall protection for a via hole formed in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sidewall protection for a via hole formed in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sidewall protection for a via hole formed in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2507005