Static information storage and retrieval – Systems using particular element – Capacitors
Patent
1988-07-08
1990-09-18
Hecker, Stuart N.
Static information storage and retrieval
Systems using particular element
Capacitors
365182, 365174, 357 236, G11C 700, G11C 1124, H01L 2978
Patent
active
049583182
ABSTRACT:
A dynamic RAM is provided with enhanced charge storage capacity by increasing the surface area between the two electrodes of the storage capacitor. The first electrode consists of a thick conductive layer whose vertical sidewalls provide the extra surface area for charge storage. The second electrode is used to partially planarize the surface topology. The first electrode can also be used as the gate of a sensing transistor in a signal amplifying cell, as well as in multiport and multistate dynamic RAM cells.
REFERENCES:
patent: 4650544 (1987-03-01), Erb et al.
patent: 4752819 (1988-06-01), Koyama
patent: 4792834 (1988-12-01), Uchida
patent: 4797719 (1989-01-01), Meda
patent: 4801989 (1989-01-01), Taguchi
patent: 4845539 (1989-07-01), Inoue
Lee et al., A 64Kb MOS Dynamic RAM, 1979 IEEE International Solid-State Circuits Conference, pp. 146-147.
Koyanagi et al., Novel High Density, Stacked Capacitor MOS RAM, 1978 IEEE International Electron Devices Meeting, pp. 348-351.
Kotani et al., A Highly Reliable Selective CVD-W Utilizing SiH.sub.4 Reduction For VLSI Contacts, IEEE 1987 IEDM Digest, pp. 217-220.
Kaga et al., A 4.2 Micron.sup.2 Half-V.sub.CC Sheath-Plate Capacitor DRAM Cell with Self-Aligned Buried Plate-Wiring, IEEE 1987 IEDM Digest, pp. 332-335.
Sakurai et al., Transparent-Refresh DRAM (TReD) Using Dual-Port DRAM Cell, 1988 IEEE Custom Integrated Circuits Conference, pp. 4.3.1-4.3.4.
Furuyama et al., An Experimental 2-Bit/Cell Storage DRAM for Macro Cell or Memory-On-Logic Application, 1988 IEEE CICC, pp. 4.4.1-4.4.4.
Chatterje et al., "A Survey of High Density Dynamic RAM Cell Concepts", IEEE Trans. Electron Devices, vol. ED26, No. 6, Jun. 1979, pp. 827-839.
Chatterjee et al., "Trench and Compact Structures For dRAMS", Technical Digests of IEEE Intl. Electron Devices Meeting, Dec. 1986, pp. 128-131.
Inoue et al., "A 16 Mb DRAM with an Open Bit-Line Architecture", IEEE 1988 ISCC Digest of Technical Papers, p. 246.
Bowler Alyssa H.
Caserza Steven F.
Hecker Stuart N.
LandOfFree
Sidewall capacitor DRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sidewall capacitor DRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sidewall capacitor DRAM cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1576286