Shunted current reduction

Details Shunted current reduction Shunted current reduction

2007-01-09

2007-01-09

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S021000, C326S082000, C326S085000, C326S086000, C326S087000, C327S309000, C327S310000, C327S379000, C327S380000, C327S331000

Reexamination Certificate

active

11089571

ABSTRACT:
One disclosed method comprises drawing current from a termination voltage supply and through a termination voltage delivery network by termination circuitry in response to a first signal on one or more lines terminated by the termination circuitry, shunting current from the termination voltage supply and through the termination voltage delivery network in response to a second signal on one or more terminated lines, and helping to reduce the shunted current for extended shunting.

REFERENCES:
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5338979 (1994-08-01), Mammano et al.
patent: 5359235 (1994-10-01), Coyle et al.
patent: 5420525 (1995-05-01), Maloberti et al.
patent: 5528167 (1996-06-01), Samela et al.
patent: 5576642 (1996-11-01), Nguyen et al.
patent: 5686872 (1997-11-01), Fried et al.
patent: 5721875 (1998-02-01), Fletcher et al.
patent: 5819099 (1998-10-01), Ovens
patent: 5959481 (1999-09-01), Donnelly et al.
patent: 5966042 (1999-10-01), Werner et al.
patent: 6121789 (2000-09-01), Liu et al.
patent: 6239621 (2001-05-01), Milshtein et al.
patent: 6356106 (2002-03-01), Greeff et al.
patent: 6400179 (2002-06-01), Armstrong et al.
patent: 6448837 (2002-09-01), Naffziger
patent: 6483348 (2002-11-01), Naffziger
patent: 6721150 (2004-04-01), Guerrero et al.
patent: 6970011 (2005-11-01), Arnold
patent: 2002/0084826 (2002-07-01), Naffziger
patent: 2003/0147482 (2003-08-01), Pasqualino
patent: 2005/0116735 (2005-06-01), Arnold
patent: 0284356 (1988-09-01), None
patent: 0554121 (1993-08-01), None
patent: 0554121 (1994-07-01), None
patent: 2373974 (2001-01-01), None
Gabara, Thaddeus, et al. “Forming Damped LRC Parasitic Circuits in Simultaneously Switched CMOS Output Buffers”, IEEE Journal of Solid State Circuits, vol. 32, No. 3, Mar. 1997, pp. 407-418.
Ilkbahar, Alper, et al. “Itanium Processor System Bus Design”, IEEE Journal of Solid State Circuits, vol. 36, No. 10, Oct. 2001, pp. 1565-1573.

Affiliated with

Also associated with

Rating

Shunted current reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shunted current reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shunted current reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3786075