Electrical pulse counters – pulse dividers – or shift registers: c – Shift register – Particular transfer means
Patent
1984-10-29
1987-03-17
Heyman, John S.
Electrical pulse counters, pulse dividers, or shift registers: c
Shift register
Particular transfer means
307450, 307481, 377 68, 377 74, 377 79, 377105, G11C 1928
Patent
active
046513337
ABSTRACT:
A shift register comprising a plurality of memory cells serially coupled together along a signal bus. Each one of the plurality of memory cells comprises a first amplifier, fed by an input logic signal, for amplifying and inverting the logic state of the input logic signal. A first storage section is included for either enabling storage in the first storage section of an electric charge corresponding to the voltage level of the amplified and inverted input logic signal, or disabling storage in the first storage section of the electric charge, selectively in response to a first control signal. The stored electric charge is converted to an intermediate logic signal having a predetermined voltage level. Each memory cell additionally includes a second amplifier, fed by the intermediate logic signal, for amplifying and inverting the logic state of the intermediate logic signal. A second storage section is included for either enabling storage in the second storage section of an electric charge corresponding to the voltage level of the amplified and inverted intermediate logic signal, or disabling storage in the second storage section of the electric charge, selectively in response to a second control signal, the second control signal being out of phase with respect to the first control signal. The stored electric charge is converted to an output logic signal having a predetermined voltage level.
REFERENCES:
patent: 4394769 (1983-07-01), Lull
patent: 4418418 (1983-11-01), Aoki
patent: 4441198 (1984-04-01), Shibata et al.
patent: 4469962 (1984-09-01), Snyder
patent: 4558235 (1985-12-01), White et al.
M. Rocchi, B. Gabillard, "GaAs Digital Dynamic IC's for Applications up to 10 GHz", IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, Jun. 1983, pp. 369-376.
Dawson Walter F.
Devlin Peter J.
Heyman John S.
Hudspeth D. R.
Raytheon Company
LandOfFree
Shift register memory cell having a transmission gate disposed b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shift register memory cell having a transmission gate disposed b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shift register memory cell having a transmission gate disposed b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1792864