Sharing a static random-access memory (SRAM) table between...

Details Sharing a static random-access memory (SRAM) table between... Sharing a static random-access memory (SRAM) table between...

2007-10-30

2007-10-30

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S037000, C365S154000

Reexamination Certificate

active

11214545

ABSTRACT:
In one embodiment, a system for sharing a static random-access memory (SRAM) table between two or more lookup tables (LUTs) that are equivalent to each other includes at least two basic logic elements (BLEs) each associated with a truth table representing a particular function provided by the BLE. The particular functions provided by the BLEs including equivalency to each other. Each BLE includes an LUT including the truth table associated with the BLE. The LUTs of the BLEs share an SRAM table with each other to obviate the LUTs of the BLEs including SRAM tables separate from each other.

REFERENCES:
patent: 6288568 (2001-09-01), Bauer et al.
patent: 7224182 (2007-05-01), Hutchings et al.
patent: 2003/0154210 (2003-08-01), Teig et al.
patent: 2005/0122132 (2005-06-01), Leijten-Nowak
“Logic Modules with Shared SRAM Tables for Field-Programmable Gate Arrays” Kocan, Fatih and Meyer, Jason 14th International Conference, FPL 2004 Antwerp, Belgium Aug. 30-Sep. 1, 2004.
Compton et al., “Reconfigurable Computing: A Survery of Systems and Software,” ACM Computing Surveys, vol. 34, No. 2, pp. 171-210, 2002.
Hartenstein, “A Decade of Reconfigurable Computing: A Visionary Retrospective,” in Proceedings of Design, Automation and Test in Europe, pp. 642-649, 2001.
Villasenor, W.H., “Configurable Computing,” Scientific American, Jun. 1997.
Elbirt et al., “An FPGA Implementation and Performance Evaluation of the Serpent Block Chiper,” in Proc. of ACM/SIGDA Int'l Symp. on FPGAs, pp. 33-40, 2000.
Hauser et al., “Garp: A MIPS Processor with a reconfigurable coprocessor,” in Proce of IEEE Symp. on Field-Programmable Custom Computing Machines, pp. 12-21, 1997.
Leung et al., “FPGA Implementation of a Microcoded Elliptic Curve Cryptographic Processor,” in Proc. of IEEE Symp. on Field-Programmable Custom Computing Machines, pp. 68-76, 2000.
Borriello, “The Triptych FPGA Architecture,” IEEE Trans. on VLSI Systems, vol. 3, No. 4, pp. 491-501, 1995.
Kaviani et al., “Hyprid FPGA Architecture,” in Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, pp. 3-9, 1996.
Agrawal et al., “An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Widegating Functions,” in Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, pp. 17-26, 1999.
Lemieux et al., “Using Sparse Crossbars within LUT Clusters,” in Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, pp. 59-68, 2001.
Betz et al., “How Much Logic Should Go in an FPGA Logic Block?,” IEEE Design and Test of Computers, vol. 15, No. 1, pp. 10-15, 1998.
Ahmed et al., “The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density,” in Proceedings of the 2000 ACM/DIGDA Eighth International Symposium on Field Programmable Gate Arrays, pp. 3-12, 2000.
Kimura et al., “Folding of Logic Functions and its Application to Look up Table Compaction,” in Proceedings of the 2002 IEEE/ACM International Conference on Computer-Aided Design, pp. 694-697, 2002.
Kocan et al., “Logic Modules with Shared Sram Tables for Field-Programmable Gate Arrays,” in Field Programmable Logic and Application, 14th International Conference, FPL 2004, Leuven, Belguim, Aug. 30, 2004-Sep. 1, 2004, Proceedings, vol. 3203 of Lecture Notes in Computer Science, pp. 289-300, Springer 2004.
Lin et al., “Universal Logic Gate for FPGA Design,” in Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design, pp. 164-168, 1994.
XILINX, FPGA Data Book, 1996.
W. Wolf, FPGA-Based System Design, Prentice Hall, 2004.
Betz et al, “A New Packing, Placement and Routing Tool for FPGA Research,” In Field-Programmable Logic and Applications, pp. 213-222, Springer-Verlag, Berlin, 1997.

Affiliated with

Also associated with

Rating

Sharing a static random-access memory (SRAM) table between... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sharing a static random-access memory (SRAM) table between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sharing a static random-access memory (SRAM) table between... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3888261