Static information storage and retrieval – Read/write circuit – Having fuse element
Patent
1998-09-17
1999-11-02
Nelms, David
Static information storage and retrieval
Read/write circuit
Having fuse element
365100, G11C 700
Patent
active
059782986
ABSTRACT:
A single pull-up circuit is shared between a redundant row antifuse cell, and a redundant column antifuse cell. Additionally, a single selection circuit is shared between the two antifuse cells. A row selection signal supplied thereto selects the antifuse cell for the redundant row, while a column selection signal selects the antifuse cell for the redundant column. A small channel length transistor is employed within the latch circuit. As a result, the latch can quickly pull up a value when the antifuse cell is not blown, and quickly latch that value within the latch since an RC time constant of the latch is decreased. A pulsed pull-up signal having a very short duration is employed to enable the latch. Since the pulsed pull-up signal has a short duration, a high voltage supply V.sub.CC is provided through the latch and a blown antifuse cell to ground for only a short duration, thereby minimizing the possibility of such a low resistance current path from damaging the circuitry. A transistor having a large channel resistance, however, is placed within a feedback path of the latch. Therefore, after the latch is set, if the antifuse cell is blown, the high resistance transistor provides a resistive current path from the V.sub.CC to ground.
REFERENCES:
patent: 4459660 (1984-07-01), Bellay et al.
patent: 4689494 (1987-08-01), Chen et al.
patent: 4714839 (1987-12-01), Chung
patent: 4720817 (1988-01-01), Childers
patent: 4801992 (1989-01-01), Golubic
patent: 4843188 (1989-06-01), Patterson et al.
patent: 4958088 (1990-09-01), Farah-Bakhsh et al.
patent: 5097157 (1992-03-01), Jaffe et al.
patent: 5164619 (1992-11-01), Luebs
patent: 5248946 (1993-09-01), Murakami et al.
patent: 5278460 (1994-01-01), Casper
patent: 5295102 (1994-03-01), McClure
patent: 5311081 (1994-05-01), Donaldson et al.
patent: 5361002 (1994-11-01), Casper
patent: 5412593 (1995-05-01), Magel et al.
patent: 5422529 (1995-06-01), Lee
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5442589 (1995-08-01), Kowalski
patent: 5448187 (1995-09-01), Kowalski
patent: 5451898 (1995-09-01), Johnson
patent: 5455798 (1995-10-01), McClure
patent: 5465060 (1995-11-01), Pelella
patent: 5488321 (1996-01-01), Johnson
patent: 5491664 (1996-02-01), Phelan
patent: 5495436 (1996-02-01), Callahan
patent: 5526312 (1996-06-01), Eltoukhy
patent: 5528539 (1996-06-01), Ong et al.
patent: 5539333 (1996-07-01), Cao et al.
patent: 5570042 (1996-10-01), Ma
patent: 5572458 (1996-11-01), Smith et al.
patent: 5572476 (1996-11-01), Eltolukhy
patent: 5574729 (1996-11-01), Kinoshita et al.
patent: 5577050 (1996-11-01), Bair et al.
patent: 5578941 (1996-11-01), Sher et al.
patent: 5602786 (1997-02-01), Pascucci et al.
patent: 5617365 (1997-04-01), Horiguchi et al.
patent: 5621340 (1997-04-01), Lee et al.
patent: 5625805 (1997-04-01), Fenwick et al.
patent: 5659509 (1997-08-01), Golla et al.
patent: 5663915 (1997-09-01), Mobley
patent: 5666067 (1997-09-01), Sher et al.
patent: 5691945 (1997-11-01), Liou et al.
patent: 5706292 (1998-01-01), Merritt
patent: 5757711 (1998-05-01), Nakaoka et al.
patent: 5781486 (1998-07-01), Merritt
patent: 5790462 (1998-08-01), McClure
patent: 5809225 (1998-09-01), Ohsawa et al.
Chapman, J. et al., "A Low-Cost High-Performance CMOS Timing Vernier for ATE", IEEE International Test Conference, Paper 21.2, 1995, pp. 459-468.
Descriptive literature entitled, "400MHz SLDRAM, 4M.times.16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
"Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.
Micro)n Technology, Inc.
Nelms David
Tran M.
LandOfFree
Shared pull-up and selection circuitry for programmable cells su does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shared pull-up and selection circuitry for programmable cells su, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared pull-up and selection circuitry for programmable cells su will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2144890