Electrical computers and digital data processing systems: input/ – Access arbitrating – Access prioritizing
Reexamination Certificate
2005-07-05
2005-07-05
Rinehart, Mark H. (Department: 2112)
Electrical computers and digital data processing systems: input/
Access arbitrating
Access prioritizing
C710S051000
Reexamination Certificate
active
06915367
ABSTRACT:
A disk drive controller including a plurality of processors and a plurality of shared peripheral units. A shared bus couples the peripheral units and the processors. A bi-directional multiplexor selectably couples each of the plurality of processors to the shared bus in response to an owner signal. A set of peripheral-share registers where a first member of the set includes an entry associated with each of the plurality of peripheral units and holds a state value indicating which of the plurality of processors currently owns the associated peripheral unit.
REFERENCES:
patent: 4796179 (1989-01-01), Lehman et al.
patent: 5317749 (1994-05-01), Dahlen
patent: 5408627 (1995-04-01), Stirk et al.
patent: 5408671 (1995-04-01), Tanaka
patent: 5678026 (1997-10-01), Vartti et al.
patent: 5857110 (1999-01-01), Sakakibara et al.
patent: 5889947 (1999-03-01), Starke
patent: 5907862 (1999-05-01), Smalley
patent: 5937428 (1999-08-01), Jantz
patent: 6378017 (2002-04-01), Girzon et al.
patent: 6438720 (2002-08-01), Boutaud et al.
patent: 6473821 (2002-10-01), Altmayer et al.
patent: 6480952 (2002-11-01), Gorishek et al.
patent: 6499131 (2002-12-01), Savithri et al.
patent: 6502167 (2002-12-01), Tanaka et al.
patent: 6505257 (2003-01-01), Murata et al.
Gary Sonya
Tyger Karen
Jorgenson Lisa K.
Kubida William J.
Rinehart Mark H.
STMicroelectronics Inc.
Vu Trisha
LandOfFree
Shared peripheral architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shared peripheral architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared peripheral architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3369149