Boots – shoes – and leggings
Patent
1989-06-22
1993-10-05
Dixon, Joseph L.
Boots, shoes, and leggings
364DIG1, G06F 1300
Patent
active
052513084
ABSTRACT:
A digital data processing system includes a plurality of central processor units which share and access a common memory through a memory management element. The memory management element permits, inter alia, data in the common memory to be accessed in at least two modes. In the first mode, all central processing units requesting access to a given datum residing in memory are signalled of the datum's existence. In the second mode, only selected central processing units requesting access to a resident datum are notified that it exists, while others requesting access to the datum are signalled that it does not exist. The common memory can include a plurality of independent memory elements, each coupled to and associated with, a respective one of the central processing units. A central processing unit can include a post-store element for effecting the transfer of copies of data stored in its associated memory element to a memory element associated with another central processing unit.
REFERENCES:
patent: Re28811 (1976-05-01), Fierce
patent: 3713096 (1973-01-01), Comfort et al.
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3731002 (1973-05-01), Pierce
patent: 3735362 (1973-05-01), Ashay et al.
patent: 3748647 (1973-07-01), Ashany et al.
patent: 4011545 (1977-03-01), Nadir
patent: 4031512 (1977-06-01), Faber
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4141067 (1979-02-01), McLagan
patent: 4240143 (1980-12-01), Besemer et al.
patent: 4245306 (1981-01-01), Besemer et al.
patent: 4293910 (1981-10-01), Fhasche et al.
patent: 4322795 (1982-03-01), Lange et al.
patent: 4334305 (1982-06-01), Girardi
patent: 4394731 (1983-06-01), Flusche et al.
patent: 4410946 (1983-10-01), Spencer
patent: 4468733 (1984-08-01), Oka et al.
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4503497 (1985-03-01), Kryqowski et al.
patent: 4510492 (1985-04-01), Mori et al.
patent: 4598400 (1986-07-01), Hillis
patent: 4622631 (1986-11-01), Frank et al.
patent: 4625081 (1986-11-01), Lotito et al.
patent: 4646271 (1987-02-01), Uchiyama et al.
patent: 4700347 (1987-10-01), Rettberg et al.
patent: 4701756 (1987-10-01), Burr
patent: 4706080 (1987-11-01), Sincoskie
patent: 4714990 (1987-12-01), Desyllas et al.
patent: 4734907 (1988-03-01), Turner
patent: 4754394 (1988-06-01), Brantley, Jr. et al.
patent: 4780873 (1988-10-01), Mattheyses
patent: 4783731 (1988-11-01), Miyazaki et al.
patent: 4797880 (1989-01-01), Bussey, Jr. et al.
patent: 4804694 (1986-08-01), Hough
patent: 4811009 (1989-03-01), Orimo et al.
patent: 4814970 (1989-03-01), Barbagelata et al.
patent: 4829227 (1989-05-01), Turner
patent: 4845702 (1989-07-01), Melindo
patent: 4885742 (1989-12-01), Yano
patent: 4951193 (1990-08-01), Muramatsu et al.
patent: 4984235 (1991-01-01), Hillis et al.
patent: 5025366 (1991-06-01), Baror
Lovett et al., Proceedings of '88 Int'l. Conf. on Parrell Proc., vol. 1, Penn State Univ. Press (Conf. Aug. 15-19'88) pp. 303 et seg.
Kai Li et al., Proceedings '89 Int'l. Conf. on Parallel Processing, Penn State Univ. Press (Conf. Aug. 8-12'89) pp. I-125 et seg.
Papamarcos et al., Proc. of 11th Annual Symposium on Computer Architecture (Conf. Jun. 5-7'84) pp. 348 et seq (IEEE).
Proc. of the 6th Annual Phoenix Conf. on Computers and Communications, 25-27 Feb. 1987, pp. 14-17.
"Multi-Microprocessors: An Overview . . . " IEEE vol. 26 #2, pp. 216-228.
"Cm*--A Modular Multi-Microprocessor," Nat'l Comp Confr '77, 637-644.
Ciepeilewsik et al., "A Formal Model for Or-Parallel . . . ", Proc. of the IFIP 9th World Computer Congress (1983) pp. 299-305.
Censier et al., "A New Solution to Coherence . . . ", IEEE Transaction on Computers, vol. c-28, No. 12 (Dec. 1978) pp. 1112-1118.
Eggers et al., "Evaluating the Performance of Four . . . ", Proc. of the 16th Annual Int'l Symposium on Computer Archit. (1989) pp. 2-15.
"High Performance/High Availability Interprocessor Communication Method," IBM Technical Disclosure Bulletin, vol. 31, No. 2, Jul. 1988 pp. 41-42.
Haridi et al, "The Cache Coherence Protocol of the Data Diffusion Machine" Parallel Architectures Proceedings, vol. I, pp. 1-18 (1989).
Warren et al, "Data Diffusion Machine-A Scalable . . . ", Proceedings of the International Conference on Fifth . . . , 1988, pp. 943-952.
Hagersten, "Some Issues on Cache-Only Memory Architecture," Scalable Shared-Memory Multiprocessors, May 1990, p. 12.
Hagerstein et al, "The Data Diffusion Machine and Its Data Coherency Protocols," Proceedings of the IFIP, pp. 127-148 (1990).
Gehringer et al., "The Cm* Hardware Architecture", Parallel Proc. the Cm* Experience, Digital Press, pp. 11-28, 432, 438.
Goodman et al., "The Wisconsin Multicube: A New . . . ", Proc. of the 15th Annual Int'l Symposium on Computer Archit. (1988) pp. 422-431.
Mizrahi et al., "Introducing Memory into the Switch . . . ", Proc. of the 16th Annual Int'l Symposium on Computer Archit. (1989) pp. 158-166.
Pfister et al., "The IBM Research Parallel Processor . . . ", IEEE Proc. of the 1985 Int'l Conf. on Parallel Proc. (1985) pp. 764-771.
Tabak, "Chapter 8 Bus-Oriented Systems", Multiprocessors, Prentice Hall (1990) pp. 92-102.
Wilson, Sr. Editor, "Increased CPU Speed Drives Changes in Multiprocessor Cache and Bus Designs", Computer Design, (Jun. 1987) p. 20.
Ali et al., "Global Garbage Collection for Distributed . . . ", Int'l Jo. of Parallel Programming, vol. 15, No. 5 (1986) pp. 339-387.
Burkhardt, III Henry
Dudek Glen
Kittlitz Edward N.
Lee Linda Q.
Mann William F.
Dixon Joseph L.
Kendall Square Research Corporation
Rudolph Rebecca L.
LandOfFree
Shared memory multiprocessor with data hiding and post-store does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shared memory multiprocessor with data hiding and post-store, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared memory multiprocessor with data hiding and post-store will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1011861