Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2001-09-14
2004-08-24
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S170000, C711S147000, C711S153000, C710S022000, C710S027000, C710S028000, C710S306000, C712S010000, C712S020000, C712S235000
Reexamination Certificate
active
06782463
ABSTRACT:
BACKGROUND
1. Field
Disclosure provided herein relates to processing circuitry. In particular, embodiments provided herein relate to the use of memory arrays.
2. Information
Embedded processing architectures typically comprise a core processing circuitry coupled to a data bus. Such an embedded processing architecture is typically formed in a semiconductor die as a “system-on-a-chip” with interfaces to external data bus elements or memory devices in a processing platform. The external data bus elements or memory devices typically provide data and instructions to be executed by the core processing circuit.
An embedded processing system typically comprises a local memory to provide data storage and retrieval with low latencies. Such local memory may be a shared memory which is accessible through an internal data bus. Core processing circuitry may also be associated with one or more levels of cache memory which the core processing circuitry may access independently of the internal data bus.
REFERENCES:
patent: 4674089 (1987-06-01), Poret et al.
patent: 5454107 (1995-09-01), Lehman et al.
patent: 5712664 (1998-01-01), Reddy
patent: 5761727 (1998-06-01), Wu et al.
patent: 5835784 (1998-11-01), Gillespie et al.
patent: 5854638 (1998-12-01), Tung
patent: 5966734 (1999-10-01), Mohamed et al.
patent: 6041400 (2000-03-01), Ozcelik et al.
patent: 6131140 (2000-10-01), Rodgers et al.
patent: 6131174 (2000-10-01), Fischer et al.
patent: 6226738 (2001-05-01), Dowling
patent: 6415393 (2002-07-01), Satoh
patent: 6513094 (2003-01-01), Magro
patent: 6594711 (2003-07-01), Anderson et al.
Intel 80303 I/O Processor Developer's Manual, Jun. 2000, Chapters 1-4.
Jehl Timothy J.
McCoskey Jeff
Schmisseur Mark A.
Intel Corporation
Kim Matthew
Li Zhuo H.
Nagy Paul G.
LandOfFree
Shared memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shared memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3357966