Shared memory-access priorization method for multiprocessors usi

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711158, 711144, 711118, G06F 1200

Patent

active

059408642

ABSTRACT:
A method of reducing memory latency associated with a read-type operation in a multiprocessor computer system is disclosed. When a requesting processing unit issues a message indicating that it desires to read a value from an address of a memory device of the computer system, each cache snoops an interconnect to detect the message, and transmits a response to the message, wherein a shared intervention response is transmitted to indicate that a cache containing an unmodified value corresponding to the address of the memory device can source the value. A priority is associated with each response, and system logic detects each response and its associated priority, and forwards a response with a highest priority to the requesting processing unit. The protocol may include prior-art coherency responses such as an invalid response, a modified intervention response, a shared response, and a retry response. Either the retry response or the shared intervention response may be assigned a highest priority. Since the cache latency can be much less than the memory latency, the read performance can be substantially improved with this new protocol.

REFERENCES:
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5404489 (1995-04-01), Woods et al.
patent: 5528764 (1996-06-01), Heil
patent: 5553266 (1996-09-01), Metzger et al.
patent: 5555382 (1996-09-01), Thaller et al.
patent: 5559987 (1996-09-01), Foley et al.
patent: 5657472 (1997-08-01), Van Loo et al.
patent: 5809536 (1998-09-01), Young et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Shared memory-access priorization method for multiprocessors usi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared memory-access priorization method for multiprocessors usi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared memory-access priorization method for multiprocessors usi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-326093

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.