Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2000-08-29
2002-07-02
Thai, Tuan V (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S154000, C710S119000
Reexamination Certificate
active
06415369
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to time division multiplexed (TDM) digital systems. More particularly, it relates to arbitration methods and apparatus in an extended digital system.
2. Background of Related Art
Numerous digital devices are utilized by consumers throughout the world. In each of these devices, digital samples are passed between individual components, often using time division multiplexed (TDM) techniques over serial and/or parallel busses between the components. Arbitration for use of a system bus for passing these digital samples is typically controlled by an arbiter responsible for the system bus.
A TDM data stream typically comprises a repeating data cycle or frame, with each data frame being divided into a plurality of time slots. The data frame repeats over and over, but typically with new data samples in relevant time slots for each new cycle or frame of data. The data frames are conventionally synchronized with a frame synchronization signal or similar signal.
In a more general sense, time slots can relate to the time-shared usage of a system bus, e.g., a 32 bit parallel system bus. During an assigned time slot, a particular device can make exclusive use of the system bus up to the length of time allowed by a pre-determined configuration.
Time slots may be of any particular length, and separate time slots in a particular data frame may have different lengths.
Depending upon the needs of a particular application, conventional input and output channels of TDM system buses typically have fixed locations within a data frame assigned by a master controller or processor in the system.
A significant amount of flexibility can be provided using a time slot which may be used by any of a plurality of devices. For instance, if one particular device on a system bus requires a significant amount of time (and thus a long time slot) to perform a particular activity, then it would conventionally request bus access from the master controller. The conventional master controller assigns use of the TDM system bus in accordance with a given set of arbitration rules, e.g., a round-robin allocation, or an interrupt driven access request resulting in a first come, first served allocation.
The more flexibility in the use of a TDM system bus, the wider the market applications. In conventional systems, the designer typically implements this flexibility within the program code of the master controller of the system. In such systems, the master controller or processor allows access to a TDM system bus in accordance with its established arbitration rules. Flexibility is provided in such conventional devices by allowing the controller to change the length of access for any particular requesting device as desired.
Conventional system bus arbitration requires substantial resources or overhead of the master controller, which only increase as the complications of the system become greater. This is particularly true in multiple processor based systems, where communication data traffic between the processors increases as requests for access to the arbitrated system bus increase. Moreover, as the size of systems increases and as the number of agents on a particular system bus grows, the arbitration processing becomes enormous. This increased overhead results in a decreased amount of processing available for other tasks.
Conventional system arbiters exist, but are typically a priority-based super arbiter inside a super core or microcontroller.
There is thus a need for a more flexible arbitration architecture allowing use of a TDM system bus without requiring the significant overhead otherwise conventionally required in a master controller.
SUMMARY OF THE INVENTION
In accordance with the principles of the present invention, apparatus for arbitrating access to a data bus comprises a priority-based arbiter associated with a first portion of a data bus. A time slot arbiter is associated with a second portion of the data bus. An isolation device isolates the first portion of the data bus from the second portion of the data bus allowing, when isolated, the priority-based arbiter to control access to the first portion of the data bus and the time slot arbiter to control access to the second portion of the data bus.
A method of arbitrating access to a common data bus from a plurality of bus masters in accordance with another aspect of the present invention comprises separating the common data bus into two isolated portions. The first isolated portion of the common data bus is arbitrated based on a priority of each requesting bus master on the first isolated portion of the common data bus. The second isolated portion of the common data bus is arbitrated based on time slot assignments of each bus master on the second isolated portion of the common data bus.
REFERENCES:
patent: 4374413 (1983-02-01), Comfort et al.
patent: 5237695 (1993-08-01), Shokan et al.
patent: 5239631 (1993-08-01), Boury et al.
patent: 5594880 (1997-01-01), Moyer et al.
patent: 5887146 (1999-03-01), Baxter et al.
patent: 6076129 (2000-06-01), Fenwick et al.
patent: 6078983 (2000-06-01), Hanawa et al.
patent: 6157645 (2000-12-01), Shobatake
patent: 6157989 (2000-12-01), Collins et al.
Chodnekar Sucheta Sudhir
Fischer Frederick Harrison
Fitch Kenneth Daniel
Velingker Avinash
Vomero James Frank
Agere Systems Guardian Corp.
Bollman William H.
Thai Tuan V
LandOfFree
Shared devices and memory using split bus and time slot... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shared devices and memory using split bus and time slot..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared devices and memory using split bus and time slot... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2817526