Shader cache using a coherency protocol

Details Shader cache using a coherency protocol Shader cache using a coherency protocol

2006-09-05

2006-09-05

Bragdon, Reginald G. (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S144000, C345S557000

Reexamination Certificate

active

07103720

ABSTRACT:
Methods and systems for caching graphics data using dedicated level one caches and a shared level two cache are described. Furthermore, each method includes a protocol for maintaining coherency between the level one caches and between the level one caches and the level two cache. The level one caches may store different versions of the graphics data, permitting simultaneous processing of execution threads, each thread accessing a different version of the graphics data.

REFERENCES:
patent: 6178481 (2001-01-01), Krueger et al.
patent: 6279086 (2001-08-01), Arimilli et al.
patent: 6397300 (2002-05-01), Arimilli et al.
patent: 6405285 (2002-06-01), Arimilli et al.
patent: 6418513 (2002-07-01), Arimilli et al.
patent: 6434667 (2002-08-01), Arimilli et al.
patent: 6446166 (2002-09-01), Arimilli et al.
patent: 6463507 (2002-10-01), Arimilli et al.

Affiliated with

Also associated with

Rating

Shader cache using a coherency protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shader cache using a coherency protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shader cache using a coherency protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3604997