SEU hardening circuit

Details SEU hardening circuit SEU hardening circuit

1998-12-23

2000-05-02

Hoang, Huan

Static information storage and retrieval

Systems using particular element

Flip-flop

365154, 365175, G11C 1100

Patent

active

060580410

ABSTRACT:
A SEU hardening circuit for use with a data storage circuit is described. The SEU hardening circuit may use a transmission gate to provide full rail drive during a write operation. The SEU hardening circuit may also be configured so that the transistors of the SEU hardening circuit are not susceptible to parasitic bipolar turn-on particularly during a radiation event, which can increase the SEU protection provided by the circuit.

REFERENCES:
patent: 4725981 (1988-02-01), Rutledge
patent: 4797804 (1989-01-01), Rockett, Jr.
patent: 4912675 (1990-03-01), Blake et al.
patent: 5406513 (1995-04-01), Canaris et al.
patent: 5536960 (1996-07-01), Haysahi
patent: 5631863 (1997-05-01), Fechner et al.
Andrews, J.L. et al., "Single Event Error Immune CMOS RAM," IEEE Transactions on Nuclear Science, vol. NS-29, No. 6, Dec. 1982, pp. 2040-2043.
Calin, T. et al., "Upset Hardened Memory Design for Submicron CMOS Technology," IEEE Transactions on Nuclear Science, vol. 43, No. 6, Dec. 1996, pp. 2874-2878.
Chen, Chao-Cheng et al., "A Circuit Design for the Improvement of Radiation Hardness in CMOS Digital Circuits," IEEE Transactions on Nuclear Science, vol. 39, No.2, Apr. 1992, pp. 272-277.
Diehl, S.E. et al., "Considerations for Single Event Immune VLSI Logic," IEEE Transactions on Nuclear Science, vol. NS-30, No. 6, Dec. 1983, pp. 4501-4507.
Giddings, Alfred E., "Single Event Upset Immune Integrated Circuits for Project Galileo," IEEE Transactions on Nuclear Science, vol. NS-32, No. 6, Dec. 1985, pp. 4159-4163.
Golke, K.W. et al., "Test Results of a SEU Hardened 8T Memory Cell for a 1M SRAM," Journal of Radiation Effects, vol. 13, No. 1, Jan. 1996, pp. 99-105.
Hauser, John R., "SEU-Hardened Silicon Bipolar and GaAs MESFET SRAM Cells Using Local Redundancy Techniques," IEEE Transactions on Nuclear Science, vol. 39, No.1, Feb. 1992, pp. 2-6.
Johnson, Richard L. Jr. et al., "An Improved Single Event Resistive-Hardening Technique for CMOS Static RAMs," IEEE Transactions on Nuclear Science, vol. NS-33, No. 6, Dec. 1986, pp. 1730-1733.
Liu, M. Norley et al., "Low Power SEU Immune CMOS Memory Circuits," IEEE Transactions on Nuclear Science, vol. 39, No. 6, Dec. 1992, pp. 1679-1684.
Massengill, Lloyd W., "SEU-Hardened Resistive-Load Static RAMs," IEEE Transactions on Nuclear Science, vol. 38, No. 6, Dec. 1991, pp. 1478-1485.
Rockett, Jr., "Simulated SEU Hardened Scaled CMOS SRAM Cell Design Using Gated Resistors," IEEE Transactions on Nuclear Science, vol. 39, No. 5, Oct. 1992, pp. 1532-1541.
Velazco, R. et al., "Two CMOS Memory Cells Suitable for the Design of SEU-Tolerant VLSI Circuits," IEEE Transactions on Nuclear Science, vol. 41, No. 6, Dec. 1994, pp. 2229-2234.
Weaver, H.T. et al., "An SEU Tolerant Memory Cell Derived From Fundamental Studies of SEU Mechanisms in SRAM," IEEE Transactions on Nuclear Science, vol. NS-34, No., 6, Dec. 1987, pp. 1281-1286.
Whitaker, Sterling et al., "SEU Hardened Memory Cells for a CCSDS Reed Solomon Encoder," IEEE Transactions on Nuclear Science, vol. 38, No. 6, Dec. 1991, pp. 1471-1477.

Affiliated with

Also associated with

Rating

SEU hardening circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SEU hardening circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SEU hardening circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1599086