Setting memory device VREF in a memory controller and memory...

Details Setting memory device VREF in a memory controller and memory... Setting memory device VREF in a memory controller and memory...

2011-07-05

2011-07-05

Mai, Son L (Department: 2827)

Static information storage and retrieval

Read/write circuit

Including reference or bias voltage generator

C365S189110, C365S233130, C326S030000, C326S083000, C326S086000

Reexamination Certificate

active

07974141

ABSTRACT:
A memory device is connected through an interface to a memory controller. The memory device's reference voltage is set based on a driver's impedance of the memory device and the controller driver drive strength during driver training. The voltage is applied to a reference resistor pair at the memory device and changed until the voltage level switches. The voltage is then set at the reference resistor pair of the memory device.

REFERENCES:
patent: 6049221 (2000-04-01), Ishibashi et al.
patent: 6330194 (2001-12-01), Thomann et al.
patent: 6414525 (2002-07-01), Urakawa
patent: 6639423 (2003-10-01), Martin et al.
patent: 6762614 (2004-07-01), Rearick et al.
patent: 6807650 (2004-10-01), Lamb et al.
patent: 6958942 (2005-10-01), Chang
patent: 7362622 (2008-04-01), Braun et al.
patent: 7411407 (2008-08-01), Rearick et al.
patent: 7439761 (2008-10-01), Mayer et al.
patent: 7489160 (2009-02-01), Kimura
patent: 7514954 (2009-04-01), Kim et al.
patent: 7515487 (2009-04-01), Seo et al.
patent: 7593272 (2009-09-01), Doyle et al.
patent: 7848175 (2010-12-01), Fox et al.
patent: 2008/0272800 (2008-11-01), Haig et al.
patent: 2010/0188908 (2010-07-01), Fox et al.
patent: 2010/0188917 (2010-07-01), Fox et al.
patent: 2010/0188919 (2010-07-01), Fox et al.
patent: 2010/0192000 (2010-07-01), Fox et al.
Notice of Allowance issued for U.S. Appl. No. 12/361,976, mail date Jul. 30, 2010, 7 pp.
JEDEC Standard; POD18—1.8 V Pseudo Open Drain I/O; JESD8-19 Datasheet [online]. JEDEC Solid State Technology Association, 2006 [retrieved on Mar. 12, 2008]. Retrieved from the Internet: <URL: http://www.jedec.org/download/search/JESD8-19.pdfl>.
Non-Final Office Action for U.S. Appl. No. 12/361,577, mailed Oct. 13, 2010, 10 pp.

Affiliated with

Also associated with

Rating

Setting memory device VREF in a memory controller and memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Setting memory device VREF in a memory controller and memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Setting memory device VREF in a memory controller and memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2660341