Service layer architecture for memory access system and method

Details Service layer architecture for memory access system and method Service layer architecture for memory access system and method

2005-10-03

2009-02-03

Shah, Sanjiv (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S100000, C711S156000, C711S167000, C711S168000, C711S169000, C712S002000, C712S015000, C712S020000, C712S034000

Reexamination Certificate

active

07487302

ABSTRACT:
A memory subsystem includes a memory controller operable to generate first control signals according to a standard interface. A memory interface adapter is coupled to the memory controller and is operable responsive to the first control signals to develop second control signals adapted to be applied to a memory subsystem to access desired storage locations within the memory subsystem.

REFERENCES:
patent: 4703475 (1987-10-01), Dretzka et al.
patent: 4862407 (1989-08-01), Fette et al.
patent: 4873626 (1989-10-01), Gifford
patent: 4956771 (1990-09-01), Neustaedter
patent: 4985832 (1991-01-01), Grondalski
patent: 5185871 (1993-02-01), Frey et al.
patent: 5283883 (1994-02-01), Mishler
patent: 5317752 (1994-05-01), Jewett et al.
patent: 5377333 (1994-12-01), Nakagoshi et al.
patent: 5583964 (1996-12-01), Wang
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5640107 (1997-06-01), Kruse
patent: 5655069 (1997-08-01), Ogawara et al.
patent: 5752071 (1998-05-01), Tubbs et al.
patent: 5784636 (1998-07-01), Rupp
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5892962 (1999-04-01), Cloutier
patent: 5909565 (1999-06-01), Morikawa et al.
patent: 5910897 (1999-06-01), Dangelo et al.
patent: 5916037 (1999-06-01), Hill
patent: 5931959 (1999-08-01), Kwiat
patent: 5933356 (1999-08-01), Rostoker et al.
patent: 6018793 (2000-01-01), Rao
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6049222 (2000-04-01), Lawman
patent: 6096091 (2000-08-01), Hartmann
patent: 6108693 (2000-08-01), Tamura
patent: 6112288 (2000-08-01), Ullner
patent: 6192384 (2001-02-01), Dally et al.
patent: 6205516 (2001-03-01), Usami
patent: 6216191 (2001-04-01), Britton et al.
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6247118 (2001-06-01), Zumkehr et al.
patent: 6253276 (2001-06-01), Jeddeloh
patent: 6282627 (2001-08-01), Wong et al.
patent: 6308311 (2001-10-01), Carmichael et al.
patent: 6324678 (2001-11-01), Dangelo et al.
patent: 6326806 (2001-12-01), Fallside et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6624819 (2003-09-01), Lewis
patent: 6625749 (2003-09-01), Quach
patent: 6662285 (2003-12-01), Douglass et al.
patent: 6684314 (2004-01-01), Manter
patent: 6704816 (2004-03-01), Burke
patent: 6769072 (2004-07-01), Kawamura et al.
patent: 6785842 (2004-08-01), Zumkehr et al.
patent: 6829697 (2004-12-01), Davis et al.
patent: 6839873 (2005-01-01), Moore
patent: 6982976 (2006-01-01), Galicki et al.
patent: 7117390 (2006-10-01), Klarer et al.
patent: 7134047 (2006-11-01), Quach
patent: 7137020 (2006-11-01), Gilstrap et al.
patent: 7228520 (2007-06-01), Keller et al.
patent: 2001/0014937 (2001-08-01), Huppenthal et al.
patent: 2001/0025338 (2001-09-01), Zumkehr et al.
patent: 2002/0087829 (2002-07-01), Snyder et al.
patent: 2003/0009651 (2003-01-01), Najam et al.
patent: 2003/0061409 (2003-03-01), RuDusky
patent: 2003/0177223 (2003-09-01), Erickson et al.
patent: 2004/0019771 (2004-01-01), Quach
patent: 2004/0019883 (2004-01-01), Banerjee et al.
patent: 2004/0045015 (2004-03-01), Haji-Aghajani et al.
patent: 2004/0061147 (2004-04-01), Fujita et al.
patent: 2004/0064198 (2004-04-01), Reynolds et al.
patent: 2004/0130927 (2004-07-01), Schulz et al.
patent: 2004/0133763 (2004-07-01), Mathur et al.
patent: 2004/0136241 (2004-07-01), Rapp et al.
patent: 2004/0153752 (2004-08-01), Sutardja et al.
patent: 2004/0170070 (2004-09-01), Rapp et al.
patent: 2004/0181621 (2004-09-01), Manthur et al.
patent: 2005/0104743 (2005-05-01), Ripolone et al.
patent: 2006/0123282 (2006-06-01), Gouldey et al.
patent: 2006/0236018 (2006-10-01), Dao et al.
patent: 2007/0055907 (2007-03-01), Sutardja et al.
patent: 0694847 (1996-01-01), None
patent: 0161438 (2000-12-01), None
patent: 1061439 (2000-12-01), None
patent: 0945788 (2004-08-01), None
patent: 2002-149424 (2002-05-01), None
Bakshi S; Gajski D D; “Partitioning and Pipelining for Performance-Constrained Hardware/Software Systems”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, NR. 4, p. 419-432, (1999-12-00), XP000869229.
International Search Report for PCT/US2005/035818 dated Aug. 4, 2006.
International Search Report for PCT/US2005/035813.
International Search Report, PCT/US2005/035814, Feb. 23, 2006.
Lecurieux-Lafayette G: “Un Seul FPGA Dope Le Traitement D'Images”, Electronique, CEP Communication, Paris, FR, No. 55, 1996, pp. 98, 101-103.
Salcic Z et al., “FLIX environment for generation of custom-configurable machines in FPLDs for embedded applications”, Microprocessors and Microsystems, IPC Business Press Ltd. London, GB, vol. 23, No. 8-9, Dec. 15, 1999, pp. 513-526.
Vermeulen F. et al., “Flexible Hardware Acceleration for Multimedia Oriented Microprocessors”, Micro-33. Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture, Los Alamitos, CA: IEEE Comp. Soc, US, Dec. 10, 2000, pp. 171-177.
International Search Report for PCT/US 03/34557, Dec. 21, 2004.
International Search Report for PCT/US03/34558 dated Jun. 16, 2005.
International Search Report for PCT/US03/34559 dated Jan. 7, 2005.
Free Online Dictionary of Computing (1997) Definitions of “FPGA” and “raw data”; http://foldoc.org.
Hansen (1977) The Architecture of Concurrent Programs; Prentice Hall, Inc.; pp. 16-17, 19-20, 24-27, 47-54, 72-73, 151-152.
Microsoft (1999) Microsoft Computer Dictionary, 4thEdition; Microsoft Press; p. 215.
Microsoft (2002) Microsoft Computer Dictionary, 5thEdition; Microsoft Press; pp. 77-78.
Patterson (1996) Computer Architecture, A Quantitative Approach, 2ndEdition; Morgan Kauffman; pp. 134, 155.

Affiliated with

Also associated with

Rating

Service layer architecture for memory access system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Service layer architecture for memory access system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Service layer architecture for memory access system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4074921