Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-07-11
2000-01-11
Palys, Joseph E.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
709203, G06F 1100
Patent
active
060147539
ABSTRACT:
A method and system for entering the address of an address server to plural terminals connected to a switch, selecting a target address and switching to a substitute address server when a failure occurs in the target address server. In the invention when the switch is activated, its address management section generates a logical network table. Next when each terminal is activated, its address processing section generates a server address table and informs the switch of the address and the logical network of the terminal and whether the terminal is an address server. The address management section of the switch registers this information to logical network table. When another terminal is activated and informs the switch of its address and logical network, the address management section of the switch registers the information to its logical network table, and checks whether the address server of the other terminal has been registered. If the address server of the other terminal has been registered, the other terminal is informed of the address of the terminal and the address is registered to the other terminal. The other terminal informs the terminal of the address of the terminal other using the address of the terminal and the terminal registers this address.
REFERENCES:
patent: 4163280 (1979-07-01), Mori et al.
patent: 4710868 (1987-12-01), Cocke et al.
patent: 5315705 (1994-05-01), Iwami et al.
patent: 5425026 (1995-06-01), Mori
patent: 5581552 (1996-12-01), Civanlar et al.
patent: 5617540 (1997-04-01), Civanlar et al.
patent: 5748626 (1998-05-01), Esaki et al.
patent: 5774662 (1998-06-01), Sakagawa
patent: 5819036 (1998-10-01), Adams et al.
patent: 5892912 (1999-04-01), Suzuki et al.
IETF Internet Engineering Task Force, "Classical IP and ARP over ATM", M. Laubach, Hewlett-Packard Laboratories, Jan. 1993.
Miyamoto Takahisa
Sawada Sunao
Tominaga Yoshikazu
Hitachi , Ltd.
Mai Rijue
Palys Joseph E.
LandOfFree
Server address management system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Server address management system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Server address management system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1470793