Serialization of data for multi-chip bus implementation

Details Serialization of data for multi-chip bus implementation Serialization of data for multi-chip bus implementation

2007-04-27

2010-10-12

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S306000, C710S316000

Reexamination Certificate

active

07814250

ABSTRACT:
Bus communication for components of a system on a chip. In one aspect of the invention, a system includes a matrix operative to select destinations for information on buses connected to the matrix. A first serializer provided on a first device serializes information received from the matrix and sends the serialized information over a communication bus. A second serializer provided on a second device receives the serialized information and deserializes the serialized information, where the deserialized information is provided to a peripheral provided on the second device.

REFERENCES:
patent: 4688171 (1987-08-01), Selim et al.
patent: 5058051 (1991-10-01), Brooks
patent: 5507001 (1996-04-01), Nishizawa
patent: 5581745 (1996-12-01), Muraoka et al.
patent: 5835736 (1998-11-01), Maeda et al.
patent: 5915666 (1999-06-01), Hayashi et al.
patent: 6085278 (2000-07-01), Gates et al.
patent: 6154803 (2000-11-01), Pontius et al.
patent: 6347395 (2002-02-01), Payne et al.
patent: 6442642 (2002-08-01), Brooks
patent: 6467010 (2002-10-01), Pontius et al.
patent: 6567876 (2003-05-01), Stufflebeam
patent: 6665855 (2003-12-01), Payne et al.
patent: 6710726 (2004-03-01), Kim et al.
patent: 6751695 (2004-06-01), Jirgal
patent: 6799304 (2004-09-01), Hammitt et al.
patent: 6810460 (2004-10-01), Kirkwood
patent: 6857037 (2005-02-01), Messmer et al.
patent: 6868459 (2005-03-01), Stuber
patent: 6996655 (2006-02-01), Lee et al.
patent: 7010612 (2006-03-01), Si et al.
patent: 7062577 (2006-06-01), Hammitt et al.
patent: 7069363 (2006-06-01), Worrell
patent: 7069419 (2006-06-01), Kundu et al.
patent: 7096137 (2006-08-01), Shipton et al.
patent: 7107365 (2006-09-01), Clark
patent: 7161906 (2007-01-01), Dell et al.
patent: 7243173 (2007-07-01), Campbell
patent: 7373450 (2008-05-01), Kamegawa
patent: 2002/0062408 (2002-05-01), Jahnke et al.
patent: 2002/0162043 (2002-10-01), Messmer et al.
patent: 2003/0149826 (2003-08-01), Kadota
patent: 2003/0210071 (2003-11-01), Fowler
patent: 2004/0064615 (2004-04-01), Hammitt et al.
patent: 2004/0205267 (2004-10-01), Holm et al.
patent: 2005/0138253 (2005-06-01), Chae
patent: 2005/0177664 (2005-08-01), Cho et al.
patent: 2005/0188144 (2005-08-01), Park et al.
patent: 2006/0080492 (2006-04-01), Choi et al.
patent: 2006/0165070 (2006-07-01), Hall et al.
patent: 2007/0130409 (2007-06-01), Matsuse et al.
patent: 2008/0084862 (2008-04-01), Oliver
patent: 2008/0092001 (2008-04-01), Kodavalla et al.
patent: 2008/0146260 (2008-06-01), Rofougaran
patent: 2008/0146270 (2008-06-01), Rofougaran
patent: 2008/0153541 (2008-06-01), Rakshani et al.
patent: 2008/0158424 (2008-07-01), Park et al.
patent: 2008/0270650 (2008-10-01), Bracamontes
patent: 2008/0270655 (2008-10-01), Bracamontes
patent: 2008/0270656 (2008-10-01), Bracamontes
patent: 2008/0270667 (2008-10-01), Bracamontes
patent: WO-02/37288 (2002-05-01), None
patent: WO-2008/133940 (2008-11-01), None
patent: WO-2008/133940 (2008-11-01), None
High Speed Data Serialization and Deserialization (840 Mb/s LVDS), Xilinx, Jun. 19, 2002.
A Novel 2GHz Multi-Layer AMBA High-Speed Bus Interconnect Matrix for SoC Platforms, Landry et al., IEEE 2005.
AMBA Design Kit Technical Reference Manual, ARM Limited, 2003.
SerDes Architechture and Applications, DesignCon 2004.
Definition of Low Voltage Differential Signaling (LVDS) by Wikipedia, undated.
“U.S. Appl. No. 11/741,156, Response filed Feb. 26, 2009, to Non-Final Office Action mailed Nov. 26, 2008”, 9 pages.
“U.S. Appl. No. 11/741,250, Response filed Feb. 26, 2009, to Non-Final Office Action mailed Nov. 26, 2008 ”, 8 pages.
“U.S. Appl. No. 11/741,328, Response filed Feb. 23, 2009, to Non-Final Office Action mailed Nov. 21, 2008”, 8 pages.
“U.S. Appl. No. 11/741,328, Non-Final Office Action mailed on Nov. 21, 2008”, 8 pgs.
“International Application Serial No. PCT/US2008/005284, Search Report mailed on Nov. 13, 2008”, 8 pages.
“International Application Serial No. PCT/US2008/005284, Written Opinion mailed on Nov. 13, 2008”, 7 pages.
“U.S. Appl. No. 11/741,156, Non-Final Office Action mailed Nov. 26, 2008.”, 7 pgs.
“U.S. Appl. No. 11/741,250, Non-Final Office Action mailed Nov. 26, 2008.”, 7 pgs.
Pasricha, S., et al., “Bus matrix communication architecture synthesis”,CECS Technical Repport, (2005), 5-13.
“U.S. Appl. No. 11/741,250, Notice of Allowance mailed Feb. 9, 2010”, 4 pgs.
“U.S. Appl. No. 11/741,328, Notice of Allowance mailed Jan. 28, 2010”, 5 Pgs.
“U.S. Appl. No. 11/741,156, Notice of Allowance mailed Dec. 1, 2009”, 5 Pgs.
“U.S. Appl. No. 11/741,250, Notice of Allowance mailed Oct. 28, 2009”, 5 Pgs.

Affiliated with

Also associated with

Rating

Serialization of data for multi-chip bus implementation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serialization of data for multi-chip bus implementation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serialization of data for multi-chip bus implementation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4191078