Static information storage and retrieval – Read/write circuit
Patent
1993-10-20
1997-02-11
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
36518902, 36518907, 365221, 36523005, G11C 1300
Patent
active
056027800
ABSTRACT:
A FIFO memory (4) provides serial to parallel and parallel to serial data conversion. A read frame buffer (40) and a write frame buffer (30) are coupled with a RAM array (22). Serial input data is stored temporarily into the write frame (30) of fixed width, n bits wide. Then, the entire n bit wide frame of stored serial input data is written into RAM array (22) at once in parallel. Data read in parallel from RAM array (22) is stored temporarily into the read frame (40) and thereafter provided serially to the FIFO output (53). By converting serial input to parallel input, overall chip size is reduced by reducing the number of pointers required because it is not necessary to address the RAM (22) individually when serially writing data into it. The read frame (40) coupled to the write frame (30) and to the serial input data. This allows data written into the FIFO to be immediately available and allows the read frame (40) to receive backfilled data from the write frame (30).
REFERENCES:
patent: 4616338 (1986-10-01), Helen et al.
patent: 5197035 (1993-03-01), Ito
patent: 5220529 (1993-06-01), Kohiyama
Diem Benjamin C.
Ward M. Dwayne
Brady, II Wade James
Donaldson Richard L.
Holland Robby T.
Nguyen Viet Q.
Niranjan F.
LandOfFree
Serial to parallel and parallel to serial architecture for a RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial to parallel and parallel to serial architecture for a RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial to parallel and parallel to serial architecture for a RAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-347896