Serial register stage arranged for connection with a single bitl

Details Serial register stage arranged for connection with a single bitl Serial register stage arranged for connection with a single bitl

1992-06-29

1994-03-29

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Simultaneous operations

36523005, G11C 700

Patent

active

052991598

ABSTRACT:
A dual-port memory includes an array of dynamic storage cells and a serial register having a plurality of static stages. Each stage of the serial register is arranged for receiving a data bit from a selected storage cell of the array. A plurality of bitlines is interposed between the storage cells of the array and the stages of the serial register. At one time only a single selectable bitline is arranged for interconnecting each of the columns of storage cells with each of the stages of the serial register. Each stage of the serial register includes a latch disabling circuit for selectively enabling and disabling coupling from an output of one amplifier to an input of another amplifier. By disabling such coupling, new data easily can be written into the serial register stage. A keeper circuit in each stage of the serial register reduces power consumption.

REFERENCES:
patent: 4984214 (1991-01-01), Hiltebeitel et al.

Affiliated with

Also associated with

Rating

Serial register stage arranged for connection with a single bitl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serial register stage arranged for connection with a single bitl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial register stage arranged for connection with a single bitl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-797843