Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2001-10-17
2004-05-04
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S065000, C341S100000, C375S340000, C375S371000, C375S372000
Reexamination Certificate
active
06732205
ABSTRACT:
Japanese patent application no. 2000-325341 filed Oct. 25, 2000 is hereby incorporated by reference in its entirety.
TECHNICAL FIELD
The present invention relates to a serial/parallel conversion circuit, a data transfer control device, and electronic equipment.
BACKGROUND
The universal serial bus (USB) standard has recently attracted attention as an interface standard for connections between personal computers and peripheral equipment (generally speaking: electronic equipment). This USB standard has the advantage of enabling the use of connectors of the same standard to connect peripheral equipment such as a mouse, keyboard, and printer, which are connected by connectors of different standards in the prior art, and of making it possible to implement plug-and-play and hot-plug features.
In comparison with the IEEE 1394 standard which is also attracting notice as a standard for the same serial bus interface, this USB standard has a problem in that the transfer speed thereof is slower.
In this case, attention is being paid to the decision to use the USB 2.0 standard which can implement a data transfer speed of 480 Mbps (in HS mode), far faster than those of the previous USB 1.1 standard, while maintaining backward compatibility with USB 1.1. The USB 2.0 transceiver macrocell interface (UTMI), which defined interface specifications for the physical-layer and logical-layer circuitry under USB 2.0, has also been determined.
SUMMARY
An aspect of the present invention relates to a serial/parallel conversion circuit which converts serial data into parallel data, the serial/parallel conversion circuit comprising:
a data holding circuit which receives and holds serial data that is input based on a first clock;
a determination circuit which determines whether or not data held in the data holding circuit is valid, by unit of a data cell configured of a plurality of bits; and
a circuit which outputs data of a data cell that has been determined to be valid, based on a second clock having a frequency lower than a frequency of the first clock.
Another aspect of the present invention relates to a serial/parallel conversion circuit which converts serial data into parallel data, the serial/parallel conversion circuit comprising:
a data holding circuit which receives and holds serial data that is input based on a first clock;
a circuit which outputs data from the data holding circuit based on a second clock having a frequency lower than a frequency of the first clock;
a data status holding circuit which holds a status of data held in the data holding circuit; and
a write pulse generation circuit which generates first to N-th write pulse signals having pulses that go active periodically once every N clock cycles of the first clock, and a period at which a pulse of each of the first to N-th write pulse signals going active is shifted from one another by one clock cycle of the first clock,
wherein the data holding circuit holds data, based on the first to N-th write pulse signals, and
wherein the data status holding circuit holds the data status, based on the first to N-th write pulse signals.
REFERENCES:
patent: 4945548 (1990-07-01), Iannarone et al.
patent: 5058132 (1991-10-01), Li
patent: 5274647 (1993-12-01), Tanaka
patent: 5323426 (1994-06-01), James et al.
patent: 5550874 (1996-08-01), Lee
patent: 6081561 (2000-06-01), Julyan et al.
patent: 6330245 (2001-12-01), Brewer et al.
patent: 6359951 (2002-03-01), Morriss et al.
patent: 6509851 (2003-01-01), Clark et al.
patent: 6594329 (2003-07-01), Susnow
patent: 0170390 (1998-10-01), None
patent: 10-0177733 (1998-11-01), None
USB2.0 Transceiver Macrocell Interface (UTMI) Specification, Version 1.0rc, Apr. 25, 2000, Intel Corporation.
Ishida Takuya
Kamihara Yoshiyuki
Gaffin Jeffrey
Peyton Tammara
Seiko Epson Corporation
LandOfFree
Serial/parallel conversion circuit, data transfer control... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial/parallel conversion circuit, data transfer control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial/parallel conversion circuit, data transfer control... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3250554