Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2011-06-07
2011-06-07
Stiglic, Ryan (Department: 2111)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S301000, C710S302000
Reexamination Certificate
active
07958290
ABSTRACT:
The quantity of input and output signal lines that must be directly supported by a bus logic to transmit signals to and receive signals from bus devices is minimized by serializing the states to be driven onto the output signal lines and serially transmitting those states to one or more external shift registers having parallel outputs to drive output signal lines, by receiving states of input signal lines at parallel inputs to one or more other external shift registers to be serialized and serially transmitted to the bus logic, wherein the order in which the states to be driven onto the output signal lines is such that those states corresponding to actual output signal lines are the last states to be serially transmitted, and wherein the order in which the states received from the input signal lines are transmitted to the bus logic is such that those states corresponding to actual input signal lines are transmitted first to the bus logic, thereby also minimizing the quantity of shift registers required externally of the bus logic.
REFERENCES:
patent: 5649124 (1997-07-01), Kreidl
patent: 5951666 (1999-09-01), Ilting et al.
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6587909 (2003-07-01), Olarig et al.
patent: 6678775 (2004-01-01), Zink
patent: 6772263 (2004-08-01), Arramreddy
patent: 6820197 (2004-11-01), Benedix et al.
“TPS2340A Dual-Slot PCI Hot Plug Power Controller”; Texas Instruments; Aug. 2002; all pages.
Martin Peter
Thayyoor Jaishankar
Intel Corporation
Stiglic Ryan
Trop Pruner & Hu P.C.
LandOfFree
Serial bit ordering of non-synchronous bus signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial bit ordering of non-synchronous bus signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial bit ordering of non-synchronous bus signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2694644