Serial access memory device

Details Serial access memory device Serial access memory device

1994-04-29

1996-06-11

Nguyen, Viet Q.

Static information storage and retrieval

Read/write circuit

Serial read/write

36518901, 36523001, 36523006, 36523008, 365233, 365239, 365240, G11C 700, G11C 1300

Patent

active

055263160

ABSTRACT:
The serial access memory device provided has a first data terminal and a memory cell array having a plurality of address locations. The serial access memory device comprises a shift register and an address decode circuit. The shift register, responsive to an address clock signal, stores a first address value of a serial access memory operation. The shift register has an input terminal coupled to the first data terminal. The address decode circuit serially accesses the plurality of address locations of the memory cell array, responsive to an access control signal, the first address value, the address clock signal and the clock signal.

REFERENCES:
patent: 4159541 (1979-06-01), Ward et al.
patent: 4677594 (1987-06-01), Bisotto et al.
patent: 4802134 (1989-01-01), Tsuyimoto
patent: 4870621 (1989-09-01), Nakada
patent: 4873671 (1989-10-01), Kowshik et al.
patent: 4903242 (1990-02-01), Hamaguchi et al.
patent: 5198999 (1993-03-01), Abe et al.
patent: 5265049 (1993-11-01), Takasugi

Affiliated with

Also associated with

Rating

Serial access memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serial access memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial access memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-359118