Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2011-04-26
2011-04-26
Chang, Daniel D (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S047000
Reexamination Certificate
active
07932743
ABSTRACT:
A programmable integrated circuit performs an initial partial configuration of the programmable integrated circuit in response to receiving an activation signal. In this way, the programmable integrated circuit enables an initial functionality of the programmable integrated circuit. The programmable integrated circuit then performs a subsequent partial configuration of the programmable integrated circuit for enabling additional functionality of the programmable integrated circuit. In some embodiments, the programmable integrated circuit receives an input signal indicating a stimulus in an environment of the programmable integrated circuit and determines based on the input signal whether to perform the subsequent partial configuration of the programmable integrated circuit or generate a power down signal for powering down the programmable integrated circuit without performing the subsequent partial configuration. In some embodiments, the programmable integrated circuit performs a sequence of partial subsequent configurations for enabling a sequence of additional functionalities of the programmable integrated circuit.
REFERENCES:
patent: 5778439 (1998-07-01), Trimberger et al.
patent: 6094063 (2000-07-01), St. Pierre et al.
patent: 6366117 (2002-04-01), Pang et al.
patent: 6429682 (2002-08-01), Schultz et al.
patent: 6573748 (2003-06-01), Trimberger
patent: 7420392 (2008-09-01), Schultz et al.
patent: 7425843 (2008-09-01), Edwards et al.
patent: 7509617 (2009-03-01), Young
U.S. Appl. No. 12/891,578, filed Sep. 27, 2010, Jenkins, IV.
Alfke, Peter et al.,XC3000 Series Technical Information, XAPP024 (v1.0), Nov. 24, 1997, pp. 13-19 to 13-29, Xilinx, Inc., San Jose, California, USA.
Carmichael, Carl et al.,Correcting Single-Event Upsets Through Virtex Partial Configuration, XAPP216 (v1.0), Jun. 1, 2000, pp. 1-12, Xilinx, Inc., San Jose, California, USA.
Lim, Davin et al.,Two Flows for Partial Reconfiguration: Module Based or Small BitManipulations, XAPP290 (v1.0), May 17, 2002, pp. 1-23, Xilinx, Inc., San Jose, California, USA.
Pashram, Vikram et al.,High-Speed DES and Triple DES Encryptp/Decryptor, XAPP270 (v1.0), Aug. 3, 2001, pp. 1-12, Xilinx, Inc., San Jose, California, USA.
Xilinx, Inc.,Virtex-4 Configuration Guide, UG071, copyright 1994, pp. 1-108, Xilinx, Inc., San Jose, California, USA.
Xilinx, Inc.,Virtex-4 Configuration Guide, UG071 (v1.1), Sep. 10, 2004, pp. 1-108, Xilinx, Inc., San Jose, California, USA.
Xilinx, Inc.,Two Flows for Partial Reconfiguration: Module Based or Difference Based, XAPP290 (v1.2), Sep. 9, 2004, pp. 1-28, Xilinx, Inc., San Jose, California, USA.
Lysaght, Patrick et al., “Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs,”Proc. of the 2006 International Conference on Field Programmable Logic and Applications, Aug. 28, 2006, pp. 1-6, IEEE, Piscataway, New Jersey, USA.
U.S. Appl. No. 12/544,483, filed Aug. 20, 2009, McAndrew et al.
Becker Jurgen
Esser Robert P.
Huebner Michael
Meyer Joachim H.
Noguera Serra Juan J.
Cartier Lois D.
Chang Daniel D
Glass Kenneth
Maunu LeRoy D.
Xilinx , Inc.
LandOfFree
Sequentially configurable programmable integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequentially configurable programmable integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequentially configurable programmable integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2699750