Electrical computers and digital processing systems: memory – Address formation – Address mapping
Patent
1997-04-11
1999-09-21
Cabeca, John W.
Electrical computers and digital processing systems: memory
Address formation
Address mapping
711202, 711149, 395846, 395848, G06F 1210
Patent
active
059567554
ABSTRACT:
A switching circuit supplies a signal from a write memory selection terminal and its inverted signal to one of a first or a second selector and the other of the first or the second selector according to an output signal from a forward/backward translation selection terminal. In a forward translation process, the first and second selectors select a translated address on a translated address bus in a writing stage and select an input address on an input address bus in a reading stage. In a backward translation process, the selectors select the input address in the writing stage and select the translated address in the reading stage. Consequently, the forward translation and the backward translation are executed using the same translation table. An address translation table memory therefore stores therein only either a translation table for forward translation or a translation table for backward translation.
REFERENCES:
patent: 5233561 (1993-08-01), Mori et al.
patent: 5276842 (1994-01-01), Sugita
patent: 5696924 (1997-12-01), Robertson et al.
patent: 5787046 (1998-07-01), Furuyama et al.
Kanie Youji
Kioi Kazumasa
Bataille Pierre-Michel
Cabeca John W.
Sharp Kabushiki Kaisha
LandOfFree
Sequential permutation apparatus for rearranging input data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequential permutation apparatus for rearranging input data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential permutation apparatus for rearranging input data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-92168