Semiconductor device manufacturing: process – Having diamond semiconductor component
Reexamination Certificate
2007-06-05
2007-06-05
Jackson, Jerome (Department: 2815)
Semiconductor device manufacturing: process
Having diamond semiconductor component
C438S931000, C257S628000, C257S105000, C257S627000, C257S077000, C257SE21054, C257SE21699
Reexamination Certificate
active
11425954
ABSTRACT:
An epitaxial silicon carbide layer is fabricated by forming first features in a surface of a silicon carbide substrate having an off-axis orientation toward a crystallographic direction. The first features include at least one sidewall that is orientated nonparallel (i.e., oblique or perpendicular) to the crystallographic direction. A first epitaxial silicon carbide layer is then grown on the surface of the silicon carbide substrate that includes first features therein. Second features are then formed in the first epitaxial layer. The second features include at least one sidewall that is oriented nonparallel to the crystallographic direction. A second epitaxial silicon carbide layer is then grown on the surface of the first epitaxial silicon carbide layer that includes the second features therein.
REFERENCES:
patent: 4865685 (1989-09-01), Palmour
patent: 4912063 (1990-03-01), Davis et al.
patent: 4912064 (1990-03-01), Kong et al.
patent: 4981551 (1991-01-01), Palmour
patent: 5227034 (1993-07-01), Stein et al.
patent: 5571374 (1996-11-01), Thero et al.
patent: 5679153 (1997-10-01), Dmitriev et al.
patent: 5886360 (1999-03-01), Ochi
patent: 6034001 (2000-03-01), Shor et al.
patent: 6297522 (2001-10-01), Kordina et al.
patent: 6452228 (2002-09-01), Okuno et al.
patent: 6569250 (2003-05-01), Paisley et al.
patent: 6853006 (2005-02-01), Kataoka et al.
patent: 6995396 (2006-02-01), Takahashi et al.
patent: 7109521 (2006-09-01), Hallin et al.
patent: 2003/0042538 (2003-03-01), Kumar et al.
patent: 2003/0079689 (2003-05-01), Sumakeris et al.
patent: 2003/0080842 (2003-05-01), Sumakeris et al.
patent: 2003/0188687 (2003-10-01), Paisley et al.
patent: 2004/0183079 (2004-09-01), Kaneko et al.
patent: 103 34 819 (2004-02-01), None
“Notification of Transmittal of The International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, “Written Opinion of the International Searching Authority” and “International Search Report”, PCT/US2005/004473, May 10, 2005.
Nikolaev et al., “SIC liquid-phase epitaxy on patterned substrates”,Journal of Crystal Growth, 166:607-611 (1996).
Nordell et al., “Equillbrium crystal shapes for 6H and 4H SIC grown on non-planar substrates”,Materials Science and Engineering, B61-62:130-134 (1999).
Nordell et al., “Homoepitaxy of 6H and 4H SIC on nonplanar substrates”,Appl. Phys. Lett., 72(2):197-199 (1998).
Richter et al., “Rapid plasma etching of cubit SiC using NF3/O2gas mixtures”,Materials Science and Engineering, B46:160-163 (1997).
“Notification of Transmittal of The International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, “Written Opinion of the International Searching Authority” and “International Search Report”, PCT/US2005/004480, Oct. 7, 2005.
Sumakeris et al.,Methods and Apparatus for Controlling Formation of Deposits in a Deposition System and Deposition Systems and Methods Including the Same, U.S. Appl. No. 10/414,787, filed Apr. 16, 2003.
Sumakeris,Method to Reduce Stacking Fault Nucleation Sites and Reduce Forward Voltage Drift in Bipolar Devices, U.S. Appl. No. 10/605,312, filed Sep. 22, 2003.
Hallin Christer
Lendenmann Heinz
Sumakeris Joseph John
Cree Inc.
Jackson Jerome
Myers Bigel Sibley & Sajovec P.A.
Nguyen Joseph
LandOfFree
Sequential lithographic methods to reduce stacking fault... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequential lithographic methods to reduce stacking fault..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequential lithographic methods to reduce stacking fault... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3810802