Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2005-04-05
2010-06-22
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Reexamination Certificate
active
07743233
ABSTRACT:
Disclosed are embodiments of a system, methods and mechanism for management and translation of mapping between logical sequencer addresses and physical or logical sequencers in a multi-sequencer multithreading system. A mapping manager may manage assignment and mapping of logical sequencer addresses or pages to actual sequencers or frames of the system. Rationing logic associated with the mapping manager may take into account sequencer attributes when such mapping is performed Relocation logic associated with the mapping manager may manage spill and fill of context information to/from a backing store when re-mapping actual sequencers. Sequencers may be allocated singly, or may be allocated as part of partitioned blocks. The mapping manager may also include translation logic that provides an identifier for the mapped sequencer each time a logical sequencer address is used in a user program. Other embodiments are also described and claimed.
REFERENCES:
patent: 4320453 (1982-03-01), Roberts et al.
patent: 5500826 (1996-03-01), Hsu et al.
patent: 5559977 (1996-09-01), Avnon et al.
patent: 5701450 (1997-12-01), Duncan
patent: 5771365 (1998-06-01), McMahan et al.
patent: 5812741 (1998-09-01), Kennedy et al.
patent: 5815727 (1998-09-01), Motomura
patent: 5890189 (1999-03-01), Nozue et al.
patent: 5961639 (1999-10-01), Mallick et al.
patent: 6209066 (2001-03-01), Holzle et al.
patent: 6263404 (2001-07-01), Borkenhagen et al.
patent: 6349363 (2002-02-01), Cai et al.
patent: 6349380 (2002-02-01), Shahidzadeh et al.
patent: 6374314 (2002-04-01), Darnell et al.
patent: 7222346 (2007-05-01), Lenormand et al.
patent: 7409694 (2008-08-01), Forin et al.
patent: 7424599 (2008-09-01), Kissell et al.
patent: 7562362 (2009-07-01), Paquette et al.
patent: 2002/0116587 (2002-08-01), Modelski et al.
patent: 2003/0088756 (2003-05-01), Vishkin
patent: 2003/0149859 (2003-08-01), Hyduke
patent: 2003/0236962 (2003-12-01), Venkatraman
patent: 2005/0022192 (2005-01-01), Kim
patent: 10110504 (2006-11-01), None
patent: 0 905 618 (1999-03-01), None
patent: WO 00/57297 (2000-09-01), None
patent: 2006/108169 (2006-10-01), None
International Search Report and Written Opinion, International Application No. PCT/US2006/013263, mailing date Oct. 1, 2007, 15 pages.
International Preliminary Report on Patentability, International Application No. PCT/US2006/013263, mailing date Oct. 18, 2007, 8 pages.
IBM Corp. “Message Passing Between Dynamically Relocatable Tasks”, IBM Technical Disclosure Bulletin, vol. 30, No. 8, New York, XP002409336, Jan. 1, 1988, pp. 1-6.
Del Cuvillo J., et al., “Tiny Threads: A Thread Virtual Machine for the Cyclops64 Cellular Architecture”, Proceedings 19th IEEE International Parallel and Distributed Processing Symposium, 2005. Denver, Co., XP010785883, Apr. 4, 2005, sections 3-4.
Keckler S. W., et al., “Exploiting Fine Grain Thread Level Parallelism on the Mit Multi-aluprocessor”, Proceedings of the 25th Annual International Symposium on Computer Architecture, Los Alamitos, Ca., XP000849926 IEEE Computer Soc., Jun. 27, 1998, pp. 306-317.
Abel James Charles
Bigbee Bryant
Brandt Jason W.
Carmean Douglas M.
Chinya Gautham N.
Coleman Eric
Intel Corporation
McAbee David P.
LandOfFree
Sequencer address management does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sequencer address management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sequencer address management will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4209240