Separate configuration of I/O cells and logic core in a...

Details Separate configuration of I/O cells and logic core in a... Separate configuration of I/O cells and logic core in a...

2010-02-02

2011-10-18

Ismail, Shawki S (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

Reexamination Certificate

active

08040152

ABSTRACT:
A programmable logic device (PLD) is provided that includes: a plurality of programmable logic blocks, the plurality of programmable logic blocks being associated with a first configuration data shift register operable to shift in configuration data for the plurality of programmable logic blocks; a plurality of input/output (I/O cells), each I/O cell associating with a corresponding set of I/O configuration memory cells; and a plurality of boundary scan cells corresponding to the plurality of I/O cells, each boundary scan being configurable to form a second data shift register for the I/O configuration memory cells.

REFERENCES:
patent: 6071314 (2000-06-01), Baxter et al.
patent: 6226779 (2001-05-01), Baxter et al.
patent: 6842039 (2005-01-01), Guzman et al.
patent: 7112992 (2006-09-01), Guzman et al.
patent: 7375549 (2008-05-01), Tang et al.
patent: 7538574 (2009-05-01), Tang et al.

Affiliated with

Also associated with

Rating

Separate configuration of I/O cells and logic core in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Separate configuration of I/O cells and logic core in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Separate configuration of I/O cells and logic core in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4285910