Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1990-08-28
1992-07-21
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Differential sensing
365233, 365203, G11C 700
Patent
active
051329310
ABSTRACT:
A sense enable timing circuit for addressing data locations in a static random access memory (RAM) array provides a plurality of memory cells formed into a dummy row and a dummy column that is connected to a memory cell at a far end opposite an X-decoder input of said dummy row. The dummy row and column are constructed in conjunction on the same semiconductor chip with a RAM array comprising a plurality of memory cells formed into rows and columns. The dummy column connects to a dummy word line of the dummy row and includes dummy bit lines. Each of the dummy word and bit lines are separate from the word lines and bit lines of the array. The dummy word line is addressed at a time synchronized with the addressing of the array word lines. The occurrence of a predetermined voltage change on at least one of the dummy bit lines, carrying a signal of at least one memory cell of the dummy column, is determined in response to the addressing of the dummy word line. In response to this determination, the sensing of array bit line signal is enabled. The signal carried by the dummy bit line may be generated by a plurality of adjacent memory cells.
REFERENCES:
patent: 4339766 (1982-07-01), Rao
Analog Devices Inc.
Popek Joseph A.
LandOfFree
Sense enable timing circuit for a random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense enable timing circuit for a random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense enable timing circuit for a random access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-849989