Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing
Patent
1995-02-16
1996-03-26
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Flip-flop used for sensing
365204, 365207, G11C 1140
Patent
active
055026800
ABSTRACT:
A sense amplifier circuit includes a differential input circuit which receives first and second data inputs, din1and din2, and generates, in response to a first control signal .PHI..sub.1 being active LOW, a differential voltage across first and second nodes, which is indicative of a voltage difference between the first and second data inputs, din1 and din2; a pull-up circuit which connects, in response to a second control signal .PHI..sub.2 being active LOW, a high voltage reference Vdd to both the first and second nodes; a latching circuit which generates and latches, in response to voltages provided on the first and second nodes by the differential input and pull-up circuits, first and second latched data outputs; and an equalization circuit which equalizes, in response to a third control signal .PHI..sub.0 being active LOW, voltages on data lines respectively connected to the first and second data outputs. Timing of the first and second control signals, .PHI..sub.1 and .PHI..sub.2, is such that the second control signal .PHI..sub.2 is activated LOW after a finite period following the initial activation of the first control signal .PHI..sub.1 . The third control signal .PHI..sub.0 is preferably activated LOW when the first and second control signals, .PHI..sub.1 and .PHI..sub.2, are inactive HIGH.
REFERENCES:
patent: 4751681 (1988-06-01), Hashimoto
patent: 4831287 (1989-05-01), Golab
Seno et al., "A 9-ns 16-Mb CMOS SRAM with Offset-Compensated Current Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 28, No. 11, (Nov. 1993) pp. 1119-1124.
Lee et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Mega-byte/s DRAM," IEEE Journal of Solid-State Circuits, vol. 29, No. 12, (Dec. 1994) pp. 1491-1496.
Sasaki et al., "A 7-ns 140-m 1-Mb CMOS SRAM with Current Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 27, No. 11, (Nov. 1992) pp. 1511-1518.
Ishibashi et al., "A 12.5-ns 16-Mb CMOS SRAM with Common-Centroid-Geometry-Layout Sense Amplifiers," IEEE Journal of Solid-State Circuits, vol. 29, No. 4 (Apr. 1994) pp. 411-418.
Yamauchi et al., "A Circuit Technology for High-Speed Battery-Operated 16-Mb CMOS DRAM's," IEEE Journal of Solid-State Circuits, vol. 28, No. 11, (Nov. 1993) pp. 1084-1091.
Sekiyama et al., "A 1-V Operating 256-kb Full-CMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 27, No. 5 (May 1992) pp. 776-782.
Blalock et al., "A High-Speed Sensing Scheme for 1T Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 27, No. 4 (Apr. 1992) pp. 618-625.
Aoki et al., "A 1.5-V DRAM for Battery-Based Applications," IEEE Journal of Solid-State Circuits, vol. 24, No. 5 (Oct. 1989) pp. 1206-1212.
Yoo et al., "Variable V.sub.cc Design Techniques for Battery-Operated DRAM's," IEEE Journal of Solid-State Circuit, vo. 28, No. 4 (Apr. 1993) pp. 499-503.
Seki et al., "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 28, No. 4 (Apr. 1993) pp. 478-483.
Du He
Wang Yun-Ti
Le/ Vu A.
Nelms David C.
LandOfFree
Sense amplifier with pull-up circuit for accelerated latching of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sense amplifier with pull-up circuit for accelerated latching of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier with pull-up circuit for accelerated latching of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-921324