Sense amplifier input stage for single array memory

Details Sense amplifier input stage for single array memory Sense amplifier input stage for single array memory

1993-05-13

1994-09-20

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Differential sensing

36523001, G11C 1140

Patent

active

053493028

ABSTRACT:
Sense amplifier input stage for reading the output of a single array memory having an "unknown" output, a reference "one" output and a reference "zero" output. A first differential amplifier compares the "unknown" output to the reference "one" output, and a second differential amplifier compares the unknown output to a reference zero output. The first and second differential amplifier share the same load Y resistors. Voltage offsets arising in the memory and in the sense amplifier input stage are compensated before the comparisons are made. When the unknown is a one the output has a first polarity and when the unknown is a zero, the output has an opposite polarity.

REFERENCES:
patent: 4669065 (1987-05-01), Ohsawa
patent: 4722073 (1988-01-01), Lampe et al.
patent: 4829476 (1989-05-01), Dupuis et al.
patent: 5117394 (1992-05-01), Amin et al.
patent: 5148063 (1992-09-01), Hotta

Affiliated with

Also associated with

Rating

Sense amplifier input stage for single array memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sense amplifier input stage for single array memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sense amplifier input stage for single array memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2430227